component

AiP74HC04TA14.TR

Public Made by Adom

by adom

Wuxi I-core Elec Logic ICs, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic icsaip74hc04ta14.trfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 8d ago
viewers aip74hc04ta14-tr: viewers · Ray 8d ago
aip74hc04ta14-tr-etched.glb Publish 0.1.0 · Ray 8d ago
aip74hc04ta14-tr-etched.step aip74hc04ta14-tr: factory component page (tier=lcsc) · Ray 8d ago
aip74hc04ta14-tr-hero.glb aip74hc04ta14-tr: hero GLB from the etched model (keeps the MPN mark) · Ray 8d ago
aip74hc04ta14-tr-hero.overlay.json Publish 0.1.0 · Ray 8d ago
aip74hc04ta14-tr.glb Publish 0.1.0 · Ray 8d ago
aip74hc04ta14-tr.kicad_mod Publish 0.1.0 · Ray 8d ago
aip74hc04ta14-tr.kicad_sym Publish 0.1.0 · Ray 8d ago
aip74hc04ta14-tr.lbr Publish 0.1.0 · Ray 8d ago
aip74hc04ta14-tr.step Publish 0.1.0 · Ray 8d ago
package.json Publish 0.1.0 · Ray 8d ago
page.json Set visibility: public · Ray 8d ago
README.md Publish 0.1.0 · Ray 8d ago

AiP74HC04TA14.TR

Wuxi I-core Elec · Logic ICs · TSSOP-14

AiP74HC04TA14.TR from Wuxi I-core Elec, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Data input of inverter gate 1; the input includes a clamp diode so a current-limiting resistor can interface it to voltages above VCC.
2 1Y output Data output of inverter gate 1, logically the inverse of 1A (L input gives H output, H input gives L output).
3 2A input Data input of inverter gate 2; the input includes a clamp diode so a current-limiting resistor can interface it to voltages above VCC.
4 2Y output Data output of inverter gate 2, logically the inverse of 2A.
5 3A input Data input of inverter gate 3; the input includes a clamp diode so a current-limiting resistor can interface it to voltages above VCC.
6 3Y output Data output of inverter gate 3, logically the inverse of 3A.
7 GND power_in Ground (0 V) reference for all voltages on the device.
8 4Y output Data output of inverter gate 4, logically the inverse of 4A.
9 4A input Data input of inverter gate 4; the input includes a clamp diode so a current-limiting resistor can interface it to voltages above VCC.
10 5Y output Data output of inverter gate 5, logically the inverse of 5A.
11 5A input Data input of inverter gate 5; the input includes a clamp diode so a current-limiting resistor can interface it to voltages above VCC.
12 6Y output Data output of inverter gate 6, logically the inverse of 6A.
13 6A input Data input of inverter gate 6; the input includes a clamp diode so a current-limiting resistor can interface it to voltages above VCC.
14 VCC power_in Supply voltage: 2.0 V to 6.0 V for AiP74HC04 and 4.5 V to 5.5 V for AiP74HCT04 recommended, with absolute maximum 7 V.

Key specifications

Parameter Value
Manufacturer Wuxi I-core Elec
Package TSSOP-14
Category Logic ICs
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
supply voltage VCC -0.5 7 V 7
input clamping current IIK -20 20 mA VI < -0.5V or VI > VCC+0.5V 7
output clamping current IOK -20 20 mA VO < -0.5V or VO > VCC+0.5V 7
output current IO -25 25 mA -0.5V < VO < VCC+0.5V 7
supply current ICC 50 mA 7
ground current IGND -50 mA 7
total power dissipation Ptot 500 mW 7
storage temperature Tstg -65 150 ℃ 7
supply voltage VCC 2 5 6 V 7
input voltage VI 0 V 7
output voltage VO 0 V 7
input transition rise and fall rate Δt/ΔV 625 ns/V VCC=2.0V 7
input transition rise and fall rate Δt/ΔV 1.67 139 ns/V VCC=4.5V 7
input transition rise and fall rate Δt/ΔV 83 ns/V VCC=6.0V 7
ambient temperature Tamb -40 105 ℃ 7
HIGH-level input voltage VIH 1.5 1.2 V Tamb=25℃; VCC=2.0V 8
HIGH-level input voltage VIH 3.15 2.4 V Tamb=25℃; VCC=4.5V 8
HIGH-level input voltage VIH 4.2 3.2 V Tamb=25℃; VCC=6.0V 8
LOW-level input voltage VIL 0.8 0.5 V Tamb=25℃; VCC=2.0V 8
LOW-level input voltage VIL 2.1 1.35 V Tamb=25℃; VCC=4.5V 8
LOW-level input voltage VIL 2.8 1.8 V Tamb=25℃; VCC=6.0V 8
HIGH-level output voltage VOH 1.9 2 V Tamb=25℃; VI = VIH or VIL; IO=-20uA; VCC=2.0V 8
HIGH-level output voltage VOH 4.4 4.5 V Tamb=25℃; VI = VIH or VIL; IO=-20uA; VCC=4.5V 8
HIGH-level output voltage VOH 5.9 6 V Tamb=25℃; VI = VIH or VIL; IO=-20uA; VCC=6.0V 8
HIGH-level output voltage VOH 3.98 4.32 V Tamb=25℃; VI = VIH or VIL; IO=-4.0mA; VCC=4.5V 8
HIGH-level output voltage VOH 5.48 5.81 V Tamb=25℃; VI = VIH or VIL; IO=-5.2mA; VCC=6.0V 8
LOW-level output voltage VOL 0 0.1 V Tamb=25℃; VI = VIH or VIL; IO=20uA; VCC=2.0V 8
LOW-level output voltage VOL 0.15 0.26 V Tamb=25℃; VI = VIH or VIL; IO=4.0mA; VCC=4.5V 8
LOW-level output voltage VOL 0.16 0.26 V Tamb=25℃; VI = VIH or VIL; IO=5.2mA; VCC=6.0V 8
input leakage current II -0.1 0.1 uA Tamb=25℃; VI= VCC or GND; VCC=6.0V 8
supply current ICC 2 uA Tamb=25℃; VI= VCC or GND; IO=0A; VCC=6.0V 8
input capacitance CI 3.5 pF Tamb=25℃ 8
HIGH-level input voltage VIH 1.5 V Tamb=-40℃ to +105℃; VCC=2.0V 10
HIGH-level input voltage VIH 3.15 V Tamb=-40℃ to +105℃; VCC=4.5V 10
HIGH-level input voltage VIH 4.2 V Tamb=-40℃ to +105℃; VCC=6.0V 10
LOW-level input voltage VIL 0.5 V Tamb=-40℃ to +105℃; VCC=2.0V 10
LOW-level input voltage VIL 1.35 V Tamb=-40℃ to +105℃; VCC=4.5V 10
LOW-level input voltage VIL 1.8 V Tamb=-40℃ to +105℃; VCC=6.0V 10
HIGH-level output voltage VOH 1.9 V Tamb=-40℃ to +105℃; VI = VIH or VIL; IO=-20uA; VCC=2.0V 10
HIGH-level output voltage VOH 4.4 V Tamb=-40℃ to +105℃; VI = VIH or VIL; IO=-20uA; VCC=4.5V 10
HIGH-level output voltage VOH 5.9 V Tamb=-40℃ to +105℃; VI = VIH or VIL; IO=-20uA; VCC=6.0V 10
HIGH-level output voltage VOH 3.7 V Tamb=-40℃ to +105℃; VI = VIH or VIL; IO=-4.0mA; VCC=4.5V 10
HIGH-level output voltage VOH 5.2 V Tamb=-40℃ to +105℃; VI = VIH or VIL; IO=-5.2mA; VCC=6.0V 10
LOW-level output voltage VOL 0.1 V Tamb=-40℃ to +105℃; VI = VIH or VIL; IO=20uA; VCC=2.0V 10
LOW-level output voltage VOL 0.4 V Tamb=-40℃ to +105℃; VI = VIH or VIL; IO=4.0mA; VCC=4.5V 10
input leakage current II -1 1 uA Tamb=-40℃ to +105℃; VI= VCC or GND; VCC=6.0V 10
supply current ICC 40 uA Tamb=-40℃ to +105℃; VI= VCC or GND; IO=0A; VCC=6.0V 10
propagation delay tpd 85 ns Tamb=25℃; see Figure 5; VCC=2.0V 11
propagation delay tpd 17 ns Tamb=25℃; see Figure 5; VCC=4.5V 11
propagation delay tpd 14 ns Tamb=25℃; see Figure 5; VCC=6.0V 11
transition time tt 75 ns Tamb=25℃; see Figure 5; VCC=2.0V 11
transition time tt 15 ns Tamb=25℃; see Figure 5; VCC=4.5V 11
transition time tt 13 ns Tamb=25℃; see Figure 5; VCC=6.0V 11
propagation delay tpd 130 ns Tamb=-40℃ to +105℃; see Figure 5; VCC=2.0V 12
propagation delay tpd 26 ns Tamb=-40℃ to +105℃; see Figure 5; VCC=4.5V 12

CAD (KiCad official)

  • Symbol: AiP74HC04TA14.TR
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: aip74hc04ta14-tr-etched.step / aip74hc04ta14-tr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); aip74hc04ta14-tr.step / aip74hc04ta14-tr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Wuxi I-core Elec datasheet (18 pp, sha256 943ac2b4b60d833b, retrieved 2026-10-22, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF