main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers aip74avc4t774ta16-tr: viewers · Ray 5d ago
aip74avc4t774ta16-tr-etched.glb Publish 0.1.0 · Ray 5d ago
aip74avc4t774ta16-tr-etched.step aip74avc4t774ta16-tr: factory component page (tier=lcsc) · Ray 5d ago
aip74avc4t774ta16-tr-hero.glb aip74avc4t774ta16-tr: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
aip74avc4t774ta16-tr-hero.overlay.json Publish 0.1.0 · Ray 5d ago
aip74avc4t774ta16-tr.glb Publish 0.1.0 · Ray 5d ago
aip74avc4t774ta16-tr.kicad_mod Publish 0.1.0 · Ray 5d ago
aip74avc4t774ta16-tr.kicad_sym Publish 0.1.0 · Ray 5d ago
aip74avc4t774ta16-tr.lbr Publish 0.1.0 · Ray 5d ago
aip74avc4t774ta16-tr.step Publish 0.1.0 · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago

AiP74AVC4T774TA16.TR

Wuxi I core Elec · Buffers, Drivers, Receivers, Transceivers · TSSOP-16

AiP74AVC4T774TA16.TR from Wuxi I core Elec, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DIR1 input Direction control input referenced to VCC(A): HIGH allows transmission from A1 to B1 and LOW allows transmission from B1 to A1, with inputs accepting up to 3.6V.
2 DIR2 input Direction control input referenced to VCC(A): HIGH allows transmission from A2 to B2 and LOW allows transmission from B2 to A2, with inputs accepting up to 3.6V.
3 A1 bidirectional Data input or output referenced to VCC(A), operating over 0.8V to 3.6V, and placed in high-impedance when OE is HIGH or either supply is at GND.
4 A2 bidirectional Data input or output referenced to VCC(A), operating over 0.8V to 3.6V, and placed in high-impedance when OE is HIGH or either supply is at GND.
5 A3 bidirectional Data input or output referenced to VCC(A), operating over 0.8V to 3.6V, and placed in high-impedance when OE is HIGH or either supply is at GND.
6 A4 bidirectional Data input or output referenced to VCC(A), operating over 0.8V to 3.6V, and placed in high-impedance when OE is HIGH or either supply is at GND.
7 DIR3 input Direction control input referenced to VCC(A): HIGH allows transmission from A3 to B3 and LOW allows transmission from B3 to A3, with inputs accepting up to 3.6V.
8 DIR4 input Direction control input referenced to VCC(A): HIGH allows transmission from A4 to B4 and LOW allows transmission from B4 to A4, with inputs accepting up to 3.6V.
9 OE input Active-LOW output enable input referenced to VCC(A); a HIGH level places the An and Bn outputs in high-impedance, isolating the buses.
10 GND power_in Ground (0V) reference for the device; the device enters suspend mode if either VCC(A) or VCC(B) is at GND level.
11 B4 bidirectional Data input or output referenced to VCC(B), operating over 0.8V to 3.6V, and placed in high-impedance in suspend mode or when OE is HIGH.
12 B3 bidirectional Data input or output referenced to VCC(B), operating over 0.8V to 3.6V, and placed in high-impedance in suspend mode or when OE is HIGH.
13 B2 bidirectional Data input or output referenced to VCC(B), operating over 0.8V to 3.6V, and placed in high-impedance in suspend mode or when OE is HIGH.
14 B1 bidirectional Data input or output referenced to VCC(B), operating over 0.8V to 3.6V, and placed in high-impedance in suspend mode or when OE is HIGH.
15 VCC(B) power_in Supply voltage B, specified from 0.8V to 3.6V, to which the Bn inputs and outputs are referenced.
16 VCC(A) power_in Supply voltage A, specified from 0.8V to 3.6V, to which the An, OE and DIRn inputs are referenced.

Key specifications

Parameter Value
Manufacturer Wuxi I core Elec
Package TSSOP-16
Category Logic
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
supply voltage A VCC(A) -0.5 4.6 V 7
supply voltage B VCC(B) -0.5 4.6 V 7
input clamping current IIK -50 mA VI<0V 7
input voltage VI -0.5 4.6 V 7
output clamping current IIK -50 mA VO<0V 7
output voltage (active mode) VO -0.5 V Active mode; VCCO+0.5V should not exceed 4.6V 7
output voltage (suspend or 3-state mode) VO -0.5 4.6 V Suspend or 3-state mode 7
output current IO -50 50 mA VO=0V to VCCO 7
supply current ICC 100 mA ICC(A) or ICC(B) 7
ground current IGND -100 mA 7
storage temperature Tstg -65 150 ℃ 7
total power dissipation Ptot 500 mW 7
soldering temperature TL 250 ℃ 10s 7
supply voltage A VCC(A) 0.8 3.6 V 7
supply voltage B VCC(B) 0.8 3.6 V 7
input voltage VI 0 3.6 V 7
output voltage (active mode) VO 0 V Active mode 7
output voltage (suspend or 3-state mode) VO 0 3.6 V Suspend or 3-state mode 7
ambient temperature Tamb -40 105 ℃ 7
input transition rise and fall rate Δt/ΔV 10 ns/V VCCI=0.8V to 3.6V 7
HIGH-level input voltage (data input) VIH 1.6 V Tamb=-40℃ to +105℃; data input; VCCI=2.3V to 2.7V 11
HIGH-level input voltage (data input) VIH 2 V Tamb=-40℃ to +105℃; data input; VCCI=3.0V to 3.6V 11
HIGH-level input voltage (DIRn, OE input) VIH 1.6 V Tamb=-40℃ to +105℃; DIRn, OE input; VCC(A)=2.3V to 2.7V 11
HIGH-level input voltage (DIRn, OE input) VIH 2 V Tamb=-40℃ to +105℃; DIRn, OE input; VCC(A)=3.0V to 3.6V 11
LOW-level input voltage (data input) VIL 0.7 V Tamb=-40℃ to +105℃; data input; VCCI=2.3V to 2.7V 11
LOW-level input voltage (data input) VIL 0.8 V Tamb=-40℃ to +105℃; data input; VCCI=3.0V to 3.6V 11
LOW-level input voltage (DIRn, OE input) VIL 0.7 V Tamb=-40℃ to +105℃; DIRn, OE input; VCC(A)=2.3V to 2.7V 11
LOW-level input voltage (DIRn, OE input) VIL 0.8 V Tamb=-40℃ to +105℃; DIRn, OE input; VCC(A)=3.0V to 3.6V 11
HIGH-level output voltage VOH 0.85 V IO=-3mA; VCC(A)=VCC(B)=1.1V 11
HIGH-level output voltage VOH 1.05 V IO=-6mA; VCC(A)=VCC(B)=1.4V 11
HIGH-level output voltage VOH 1.2 V IO=-8mA; VCC(A)=VCC(B)=1.65V 11
HIGH-level output voltage VOH 1.75 V IO=-9mA; VCC(A)=VCC(B)=2.3V 11
HIGH-level output voltage VOH 2.3 V IO=-12mA; VCC(A)=VCC(B)=3.0V 11
LOW-level output voltage VOL 0.1 V IO=100uA; VCC(A)=VCC(B)=0.8V to 3.6V 11
LOW-level output voltage VOL 0.25 V IO=3mA; VCC(A)=VCC(B)=1.1V 11
LOW-level output voltage VOL 0.35 V IO=6mA; VCC(A)=VCC(B)=1.4V 11
LOW-level output voltage VOL 0.45 V IO=8mA; VCC(A)=VCC(B)=1.65V 11
LOW-level output voltage VOL 0.55 V IO=9mA; VCC(A)=VCC(B)=2.3V 11
LOW-level output voltage VOL 0.7 V IO=12mA; VCC(A)=VCC(B)=3.0V 11
input leakage current II -5 5 uA Tamb=-40℃ to +105℃; DIRn, OE input; VI=0V or 3.6V; VCC(A)=VCC(B)=0.8V to 3.6V 11
OFF-state output current IOZ -30 30 uA A or B port; VO=0V or VCCO; VCC(A)=VCC(B)=3.6V 12
OFF-state output current (suspend mode) IOZ -30 30 uA suspend mode A port; VO=0V or VCCO; VCC(A)=3.6V; VCC(B)=0V 12
power-off leakage current IOFF -30 30 uA A port; VI or VO=0V to 3.6V; VCC(A)=0V; VCC(B)=0.8V to 3.6V 12
supply current (A port) ICC 55 uA A port; VI=0V or VCCI; IO=0A; VCC(A)=0.8V to 3.6V; VCC(B)=0.8V to 3.6V 12
supply current (A port) ICC 50 uA A port; VI=0V or VCCI; IO=0A; VCC(A)=1.1V to 3.6V; VCC(B)=1.1V to 3.6V 12
supply current (A plus B) ICC(A)+ICC(B) 70 uA A plus B port; IO=0A; VI=0V or VCCI; VCC(A)=0.8V to 3.6V; VCC(B)=0.8V to 3.6V 12
supply current (A plus B) ICC(A)+ICC(B) 65 uA A plus B port; IO=0A; VI=0V or VCCI; VCC(A)=1.1V to 3.6V; VCC(B)=1.1V to 3.6V 12
additional supply current ΔICC 650 uA VI=3.0V; VCC(A)=VCC(B)=3.6V 12
propagation delay An to Bn tpd 1.4 10.7 ns Tamb=-40℃ to +105℃; VCC(A)=3.0V to 3.6V; VCC(B)=1.2V±0.1V 16
propagation delay An to Bn tpd 0.2 4.1 ns Tamb=-40℃ to +105℃; VCC(A)=3.0V to 3.6V; VCC(B)=3.3V±0.3V 16
propagation delay Bn to An tpd 0.8 6.6 ns Tamb=-40℃ to +105℃; VCC(A)=3.0V to 3.6V; VCC(B)=1.2V±0.1V 16
propagation delay Bn to An tpd 0.2 4.1 ns Tamb=-40℃ to +105℃; VCC(A)=3.0V to 3.6V; VCC(B)=3.3V±0.3V 16

CAD (KiCad official)

  • Symbol: AiP74AVC4T774TA16.TR
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: aip74avc4t774ta16-tr-etched.step / aip74avc4t774ta16-tr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); aip74avc4t774ta16-tr.step / aip74avc4t774ta16-tr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Wuxi I core Elec datasheet (25 pp, sha256 ddd6231583b86678, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF