component
AIC1221-33GY3TR
Public Made by Adomby adom
AIC Analog Integrations Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-223. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 17d ago |
| viewers | 17d ago |
| aic1221-33gy3tr-etched.glb | 17d ago |
| aic1221-33gy3tr-etched.step | 17d ago |
| aic1221-33gy3tr-hero.glb | 17d ago |
| aic1221-33gy3tr-hero.overlay.json | 17d ago |
| aic1221-33gy3tr.glb | 17d ago |
| aic1221-33gy3tr.kicad_mod | 17d ago |
| aic1221-33gy3tr.kicad_sym | 17d ago |
| aic1221-33gy3tr.lbr | 17d ago |
| aic1221-33gy3tr.step | 17d ago |
| package.json | 17d ago |
| page.json | 17d ago |
| README.md | 17d ago |
AIC1221-33GY3TR
AIC Analog Integrations · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-223
AIC1221-33GY3TR from AIC Analog Integrations, in a SOT-223. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VIN | power_in | Power supply input pin; the datasheet recommends bypassing it with a 4.7µF capacitor to GND, and the input voltage range is 1.8V to 6V. |
| 2 | GND | power_in | Ground pin, which is also the metal tab (heat sink) of the SOT-223 package; the datasheet recommends connecting the bottom-side pad to a large ground plane for thermal conduction. |
| 3 | VOUT | power_out | Regulator output pin that sources up to 2A continuous output current. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | AIC Analog Integrations |
| Package | SOT-223 |
| Category | Power Management (PMIC) |
| Pins | 3 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Voltage | VIN | 1.8 | 6 | V | 6 | ||
| Output Voltage Tolerance | VOUT | -2 | 2 | % | IOUT = 1mA | 6 | |
| Continuous Output Current | IOUT | 2 | A | VIN ≧2.3V | 6 | ||
| Quiescent Current | IQ | 30 | 50 | µA | Chip Enable Low, VEN ≦0.4V, IOUT = 0 mA; Chip Enable High, VEN ≧1.6V, IOUT = 0 mA | 6 | |
| GND Pin Current | IGND | 30 | 50 | µA | Chip Enable Low, VEN ≦0.4V, IOUT = 2A; Chip Enable High, VEN ≧1.6V, IOUT = 2A | 6 | |
| Standby Current | ISTBY | 0.01 | 0.5 | µA | Chip Enable Low, VEN = VIN; Chip Enable High, VEN = 0 | 6 | |
| Output Current Limit | IIL | 2.2 | 3 | 3.9 | A | RLOAD = 0.1Ω | 6 |
| Dropout Voltage | VDROP | 550 | 700 | mV | IOUT = 2A, VOUT = 3.3V | 6 | |
| Line Regulation | VLIR | 3 | 15 | mV | VIN = VOUT + 1V to 6V, IOUT = 1mA | 6 | |
| Load Regulation | VLOR | 5 | 15 | mV | IOUT = 1mA to 2A | 6 | |
| Shutdown Pin Current | IEN | 0 | 0.5 | µA | VEN = VIN or GND | 7 | |
| Shutdown Exit Delay Time | t | 100 | µs | IOUT = 30mA | 7 | ||
| Max Output Discharge Resistance to GND during Shutdown | RDSON_CLMP | 20 | 100 | Ω | 7 | ||
| Shutdown Input Threshold (Chip Enable High) | VENH | 1.6 | V | 7 | |||
| Shutdown Input Threshold (Chip Enable Low) | VENL | 0.4 | V | 7 | |||
| PGOOD Rise Threshold | 90 | 93 | % | 7 | |||
| PGOOD Hysteresis | 3 | 10 | % | 7 | |||
| PGOOD Sink Capability | 0.2 | 0.4 | V | IPGOOD = 10mA | 7 | ||
| PGOOD Delay | 0.5 | 5 | ms | 7 | |||
| Operating Temperature Range | -40 | 85 | ºC | 5 | |||
| Maximum Junction Temperature | 150 | ºC | 5 | ||||
| Storage Temperature Range | -65 | 150 | ºC | 5 | |||
| Lead Temperature (Soldering) | 260 | ºC | Soldering, 10 sec | 5 | |||
| Thermal Resistance (Junction to Case), SOT-223 | 15 | ºC /W | 5 | ||||
| Current Fold Back | ICFB | 1 | A | RLOAD = 0.1Ω | 6 | ||
| Ripple Rejection | PSRR | 70 | dB | f = 1KHz, Ripple = 0.5Vp-p | 6 | ||
| Temperature Coefficient | TC | 50 | ppm/℃ | 6 | |||
| Thermal Shutdown Temperature | TSD | 150 | ℃ | VIN = VOUT + 1V | 6 | ||
| Thermal Shutdown Hysteresis | TSD | 20 | ℃ | 6 |
CAD (KiCad official)
- Symbol:
AIC1221-33GY3TR - Footprint:
Package_TO_SOT_SMD:SOT-223-3_TabPin2 - 3D model: SOT-223 (KiCad packages3D, STEP)
- 3D model files:
aic1221-33gy3tr-etched.step/aic1221-33gy3tr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);aic1221-33gy3tr.step/aic1221-33gy3tr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: AIC Analog Integrations datasheet (17 pp, sha256
10f0f60c1eaeae22, retrieved 2026-10-17, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).