main
Caleb Add the Driver board KiCad copy, data and pictures 5d462f7
12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244
{
  "nets": [
    {
      "name": "VIN",
      "pins": [
        "TP4.1",
        "J1.1",
        "C1.1",
        "C2.1",
        "C3.1",
        "C4.1",
        "C5.1",
        "C6.1",
        "C7.1",
        "C8.1",
        "C9.1",
        "C10.1",
        "C11.1",
        "C12.1",
        "C13.1",
        "C14.1",
        "C15.1",
        "C16.1",
        "C17.1",
        "C18.1",
        "C19.1",
        "C20.1",
        "C21.1",
        "C22.1",
        "C23.1",
        "Q5.5",
        "Q3.5",
        "Q1.5",
        "C24.1",
        "C25.1",
        "C26.1",
        "U2.4",
        "U2.5",
        "C42.2",
        "C41.1",
        "R4.1",
        "D4.2",
        "H6.1"
      ],
      "seenPins": [
        "H6.1",
        "H6.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-bridge-X1",
        "T-bridge-X2",
        "T-bridge-X3",
        "T-bridge-caps",
        "T-drv-caps",
        "T-logic",
        "T-power-entry",
        "T-vsense"
      ],
      "why": "VIN lug (silkscreen) and XT30 pin 1 (polarity inferred: pin 1 of the library footprint)"
    },
    {
      "name": "GND",
      "pins": [
        "TP5.1",
        "J1.2",
        "C1.2",
        "C2.2",
        "C3.2",
        "C4.2",
        "C5.2",
        "C6.2",
        "C7.2",
        "C8.2",
        "C9.2",
        "C10.2",
        "C11.2",
        "C12.2",
        "C13.2",
        "C14.2",
        "C15.2",
        "C16.2",
        "C17.2",
        "C18.2",
        "C19.2",
        "C20.2",
        "C21.2",
        "C22.2",
        "C23.2",
        "R3.2",
        "D3.2",
        "U2.10",
        "R2.2",
        "D2.2",
        "U2.11",
        "R1.2",
        "D1.2",
        "U2.20",
        "C24.2",
        "C25.2",
        "C26.2",
        "U2.32",
        "U2.40",
        "U2.41",
        "C38.2",
        "C39.2",
        "C41.2",
        "C40.2",
        "C43.2",
        "C44.2",
        "U1.49",
        "C53.2",
        "C45.2",
        "C46.2",
        "C47.2",
        "C48.2",
        "C49.2",
        "C50.2",
        "SW1.2",
        "C51.2",
        "J10.3",
        "J11.3",
        "R5.2",
        "C28.2",
        "C27.2",
        "C34.2",
        "U5.5",
        "U5.6",
        "R13.2",
        "C33.2",
        "C35.2",
        "C31.2",
        "R10.2",
        "C32.2",
        "C29.2",
        "R7.2",
        "C30.2",
        "U6.2",
        "U6.8",
        "C36.2",
        "J2.3",
        "J3.3",
        "J4.3",
        "J4.6",
        "J5.7",
        "J6.7",
        "C52.2",
        "J7.3",
        "J8.4",
        "J9.4",
        "C56.2",
        "R30.2",
        "C55.2",
        "C54.2",
        "J7.8",
        "JP1.2",
        "U1.39",
        "U1.40",
        "R19.1",
        "R19.2",
        "H7.1"
      ],
      "seenPins": [
        "J7.8",
        "JP1.2",
        "U1.39",
        "U1.40",
        "R19.1",
        "R19.2",
        "H7.1",
        "H7.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-bridge-X1",
        "T-bridge-X2",
        "T-bridge-X3",
        "T-bridge-caps",
        "T-can",
        "T-mcu-supply",
        "T-power-entry"
      ],
      "why": "GND lug (silkscreen) and XT30 pin 2"
    },
    {
      "name": "PHASE_X1",
      "pins": [
        "TP3.1",
        "Q5.1",
        "Q5.2",
        "Q5.3",
        "Q6.5",
        "D3.1",
        "U2.7",
        "H2.1"
      ],
      "seenPins": [
        "H2.1",
        "H2.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-bridge-X1"
      ],
      "why": "half-bridge X1: high-side source and low-side drain to the X1 lug; DRV8323S SHA"
    },
    {
      "name": "GHA",
      "pins": [
        "Q5.4",
        "U2.6"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-bridge-X1"
      ],
      "why": "DRV8323S GHA to the high-side gate"
    },
    {
      "name": "GLA",
      "pins": [
        "Q6.4",
        "U2.8"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-bridge-X1"
      ],
      "why": "DRV8323S GLA to the low-side gate"
    },
    {
      "name": "SPA",
      "pins": [
        "Q6.1",
        "Q6.2",
        "Q6.3",
        "R3.1",
        "U2.9"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-bridge-X1"
      ],
      "why": "low-side source to the shunt high side and DRV8323S SPA"
    },
    {
      "name": "PHASE_X2",
      "pins": [
        "TP2.1",
        "Q3.1",
        "Q3.2",
        "Q3.3",
        "Q4.5",
        "D2.1",
        "U2.14",
        "H3.1"
      ],
      "seenPins": [
        "H3.1",
        "H3.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-bridge-X2"
      ],
      "why": "half-bridge X2: high-side source and low-side drain to the X2 lug; DRV8323S SHB"
    },
    {
      "name": "GHB",
      "pins": [
        "Q3.4",
        "U2.15"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-bridge-X2"
      ],
      "why": "DRV8323S GHB to the high-side gate"
    },
    {
      "name": "GLB",
      "pins": [
        "Q4.4",
        "U2.13"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-bridge-X2"
      ],
      "why": "DRV8323S GLB to the low-side gate"
    },
    {
      "name": "SPB",
      "pins": [
        "Q4.1",
        "Q4.2",
        "Q4.3",
        "R2.1",
        "U2.12"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-bridge-X2"
      ],
      "why": "low-side source to the shunt high side and DRV8323S SPB"
    },
    {
      "name": "PHASE_X3",
      "pins": [
        "TP1.1",
        "Q1.1",
        "Q1.2",
        "Q1.3",
        "Q2.5",
        "D1.1",
        "U2.17",
        "H1.1"
      ],
      "seenPins": [
        "H1.1",
        "H1.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-bridge-X3"
      ],
      "why": "half-bridge X3: high-side source and low-side drain to the X3 lug; DRV8323S SHC"
    },
    {
      "name": "GHC",
      "pins": [
        "Q1.4",
        "U2.16"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-bridge-X3"
      ],
      "why": "DRV8323S GHC to the high-side gate"
    },
    {
      "name": "GLC",
      "pins": [
        "Q2.4",
        "U2.18"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-bridge-X3"
      ],
      "why": "DRV8323S GLC to the low-side gate"
    },
    {
      "name": "SPC",
      "pins": [
        "Q2.1",
        "Q2.2",
        "Q2.3",
        "R1.1",
        "U2.19"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-bridge-X3"
      ],
      "why": "low-side source to the shunt high side and DRV8323S SPC"
    },
    {
      "name": "DRV_CPL",
      "pins": [
        "U2.1",
        "C37.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-drv-caps"
      ],
      "why": "charge-pump flying capacitor 47 nF between CPH and CPL (TI typical application)"
    },
    {
      "name": "DRV_CPH",
      "pins": [
        "U2.2",
        "C37.2"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-drv-caps"
      ],
      "why": "connection chosen to fit the circuit"
    },
    {
      "name": "DRV_VCP",
      "pins": [
        "U2.3",
        "C42.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-drv-caps"
      ],
      "why": "VCP to VM 1 uF"
    },
    {
      "name": "DRV_DVDD",
      "pins": [
        "U2.33",
        "C38.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-drv-caps"
      ],
      "why": "DVDD 1 uF to GND"
    },
    {
      "name": "+3V3",
      "pins": [
        "U2.24",
        "C39.1",
        "U1.1",
        "U1.20",
        "U1.23",
        "U1.35",
        "U1.48",
        "R28.1",
        "C45.1",
        "C46.1",
        "C47.1",
        "C48.1",
        "C49.1",
        "C50.1",
        "R17.2",
        "R18.2",
        "J10.1",
        "J11.1",
        "LED1.2",
        "LED2.2",
        "U4.2",
        "R6.1",
        "C30.1",
        "U6.5",
        "J5.2",
        "J6.2",
        "J7.2",
        "R22.2",
        "R23.2",
        "J12.1",
        "J13.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-aux",
        "T-can",
        "T-drv-caps",
        "T-headers",
        "T-leds",
        "T-logic",
        "T-mcu-supply"
      ],
      "why": "VREF from the 3.3 V rail, 0.1 uF"
    },
    {
      "name": "SOA",
      "pins": [
        "U2.23",
        "R14.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-drv-csa"
      ],
      "why": "DRV8323S SOA through 22 Ω"
    },
    {
      "name": "SOA_ADC",
      "pins": [
        "R14.2",
        "C40.1",
        "U1.8"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-mcu-pinmap"
      ],
      "why": "filtered current-sense output to the MCU ADC"
    },
    {
      "name": "SOB",
      "pins": [
        "U2.22",
        "R15.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-drv-csa"
      ],
      "why": "DRV8323S SOB through 22 Ω"
    },
    {
      "name": "SOB_ADC",
      "pins": [
        "R15.2",
        "C43.1",
        "U1.9"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-mcu-pinmap"
      ],
      "why": "filtered current-sense output to the MCU ADC"
    },
    {
      "name": "SOC",
      "pins": [
        "U2.21",
        "R16.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-drv-csa"
      ],
      "why": "DRV8323S SOC through 22 Ω"
    },
    {
      "name": "SOC_ADC",
      "pins": [
        "R16.2",
        "C44.1",
        "U1.10"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-mcu-pinmap"
      ],
      "why": "filtered current-sense output to the MCU ADC"
    },
    {
      "name": "+3V3A",
      "pins": [
        "U1.21",
        "R28.2",
        "C53.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-mcu-supply"
      ],
      "why": "VDDA through a 10 Ω filter (the 10 Ω resistor and capacitor by the MCU)"
    },
    {
      "name": "NRST",
      "pins": [
        "U1.7",
        "SW1.1",
        "C51.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-mcu-pinmap"
      ],
      "why": "PG10 is NRST; the reset button and its capacitor"
    },
    {
      "name": "INHA",
      "pins": [
        "U1.30",
        "U2.34"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "INHB",
      "pins": [
        "U1.31",
        "U2.36"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "INHC",
      "pins": [
        "U1.32",
        "U2.38"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "INLA",
      "pins": [
        "U1.26",
        "U2.35"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "INLB",
      "pins": [
        "U1.27",
        "U2.37"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "INLC",
      "pins": [
        "U1.28",
        "U2.39"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "DRV_SCLK",
      "pins": [
        "U1.13",
        "U2.28"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "DRV_SDO",
      "pins": [
        "U1.14",
        "U2.26",
        "R18.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "DRV_SDI",
      "pins": [
        "U1.15",
        "U2.27"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "DRV_nSCS",
      "pins": [
        "U1.12",
        "U2.29"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "DRV_EN",
      "pins": [
        "U1.44",
        "U2.30"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "DRV_CAL",
      "pins": [
        "U1.45",
        "U2.31"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "DRV_nFAULT",
      "pins": [
        "U1.19",
        "U2.25",
        "R17.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "CAN_RX",
      "pins": [
        "U1.33",
        "U6.4"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-can",
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "CAN_TX",
      "pins": [
        "U1.34",
        "U6.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-can",
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "SWDIO",
      "pins": [
        "U1.36",
        "J10.4",
        "J11.4"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-headers",
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "SWCLK",
      "pins": [
        "U1.37",
        "J10.2",
        "J11.2"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-headers",
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "VSENSE",
      "pins": [
        "U1.11",
        "R4.2",
        "R5.1",
        "C28.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-mcu-pinmap",
        "T-vsense"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "NTC_ADC",
      "pins": [
        "U1.17",
        "R29.2",
        "C54.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-mcu-pinmap",
        "T-ntc"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "FAN_PWM_MCU",
      "pins": [
        "U1.46",
        "R31.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-fan",
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "FAN_TACH",
      "pins": [
        "U1.47",
        "R32.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-fan",
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "LED1_K",
      "pins": [
        "U1.2",
        "R20.2"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-leds",
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "LED2_K",
      "pins": [
        "U1.3",
        "R21.2"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-leds",
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "AUX_A_MCU",
      "pins": [
        "U1.22",
        "R24.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-aux",
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "AUX_B_MCU",
      "pins": [
        "U1.24",
        "R25.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-aux",
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "AUX_C_MCU",
      "pins": [
        "U1.25",
        "R26.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-aux",
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "AUX_D_MCU",
      "pins": [
        "U1.29",
        "R27.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-aux",
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "EXP_SCLK",
      "pins": [
        "U1.41",
        "J7.4"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-headers",
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "EXP_MISO_SDA",
      "pins": [
        "U1.42",
        "J7.5",
        "R22.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-headers",
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "EXP_MOSI_SCL",
      "pins": [
        "U1.43",
        "J7.6",
        "R23.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-headers",
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "EXP_GPIO",
      "pins": [
        "U1.38",
        "J7.7"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-headers",
        "T-mcu-pinmap"
      ],
      "why": "MCU pin chosen to carry the needed peripheral (TIM1 CH1-3 and CH1N-3N for the six PWM, SPI1 to the driver, FDCAN1 on PA11/PA12, SWD on PA13/PA14, ADC for sensing); the original pin map is under the mask and not seen"
    },
    {
      "name": "LED1_A",
      "pins": [
        "LED1.1",
        "R20.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-leds"
      ],
      "why": "connection chosen to fit the circuit"
    },
    {
      "name": "LED2_A",
      "pins": [
        "LED2.1",
        "R21.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-leds"
      ],
      "why": "connection chosen to fit the circuit"
    },
    {
      "name": "VIN_LOGIC",
      "pins": [
        "D4.1",
        "C27.1",
        "C34.1",
        "U5.2",
        "U5.3"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-logic"
      ],
      "why": "Schottky D4 from VIN feeds the regulators"
    },
    {
      "name": "BUCK_BST",
      "pins": [
        "U5.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-logic"
      ],
      "why": "connection chosen to fit the circuit"
    },
    {
      "name": "BUCK_FB",
      "pins": [
        "U5.4",
        "R12.2",
        "R13.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-logic"
      ],
      "why": "connection chosen to fit the circuit"
    },
    {
      "name": "BUCK_SW",
      "pins": [
        "U5.7",
        "U5.8",
        "L1.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-logic"
      ],
      "why": "buck pin functions are placeholders: the IC marking is unreadable"
    },
    {
      "name": "+12V",
      "pins": [
        "L1.2",
        "R12.1",
        "C33.1",
        "C35.1",
        "U3.3",
        "C31.1",
        "J8.3",
        "J9.3",
        "C56.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-headers",
        "T-logic"
      ],
      "why": "buck output, 40.2 kΩ upper feedback (59C)"
    },
    {
      "name": "+5V",
      "pins": [
        "U3.2",
        "R8.1",
        "C32.1",
        "U4.3",
        "C29.1",
        "U6.3",
        "C36.1",
        "J5.1",
        "J6.1",
        "C52.1",
        "J7.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-can",
        "T-headers",
        "T-logic"
      ],
      "why": "left SOT-223 output; divider 240/620 gives 1.25 V x (1 + 620/240) = 4.48 V"
    },
    {
      "name": "LDO5_ADJ",
      "pins": [
        "U3.1",
        "R8.2",
        "R10.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-logic"
      ],
      "why": "connection chosen to fit the circuit"
    },
    {
      "name": "LDO3_ADJ",
      "pins": [
        "U4.1",
        "R6.2",
        "R7.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-logic"
      ],
      "why": "connection chosen to fit the circuit"
    },
    {
      "name": "CAN_L",
      "pins": [
        "U6.6",
        "J2.2",
        "J3.2",
        "J4.2",
        "J4.4"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-can"
      ],
      "why": "transceiver CANL to both ports (terminal blocks and the 2.0 mm header: silkscreen + − ⏚ − + ⏚)"
    },
    {
      "name": "CAN_H",
      "pins": [
        "U6.7",
        "J2.1",
        "J3.1",
        "J4.1",
        "J4.5",
        "JP1.1",
        "R9.1"
      ],
      "seenPins": [
        "R9.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-can"
      ],
      "why": "connection chosen to fit the circuit"
    },
    {
      "name": "AUX_A",
      "pins": [
        "J5.3",
        "J6.3",
        "R24.2"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-aux",
        "T-headers"
      ],
      "why": "connection chosen to fit the circuit"
    },
    {
      "name": "AUX_B",
      "pins": [
        "J5.4",
        "J6.4",
        "R25.2"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-aux",
        "T-headers"
      ],
      "why": "connection chosen to fit the circuit"
    },
    {
      "name": "AUX_C",
      "pins": [
        "J5.5",
        "J6.5",
        "R26.2"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-aux",
        "T-headers"
      ],
      "why": "connection chosen to fit the circuit"
    },
    {
      "name": "AUX_D",
      "pins": [
        "J5.6",
        "J6.6",
        "R27.2"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-aux",
        "T-headers"
      ],
      "why": "connection chosen to fit the circuit"
    },
    {
      "name": "FAN_PWM",
      "pins": [
        "J8.1",
        "J9.1",
        "R31.2"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-fan",
        "T-headers"
      ],
      "why": "connection chosen to fit the circuit"
    },
    {
      "name": "FAN_SENSE",
      "pins": [
        "J8.2",
        "J9.2",
        "R32.2"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-fan",
        "T-headers"
      ],
      "why": "connection chosen to fit the circuit"
    },
    {
      "name": "NTC",
      "pins": [
        "J12.2",
        "J13.2",
        "R30.1",
        "C55.1",
        "R29.1"
      ],
      "tag": "INFERRED",
      "tests": [
        "T-headers",
        "T-ntc"
      ],
      "why": "connection chosen to fit the circuit"
    }
  ]
}