main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers agm312m1: viewers · Ray 7d ago
agm312m1-etched.glb Publish 0.1.0 · Ray 7d ago
agm312m1-etched.step agm312m1: factory component page (tier=lcsc) · Ray 7d ago
agm312m1-hero.glb agm312m1: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
agm312m1-hero.overlay.json Publish 0.1.0 · Ray 7d ago
agm312m1.glb Publish 0.1.0 · Ray 7d ago
agm312m1.kicad_mod Publish 0.1.0 · Ray 7d ago
agm312m1.kicad_sym Publish 0.1.0 · Ray 7d ago
agm312m1.lbr Publish 0.1.0 · Ray 7d ago
agm312m1.step Publish 0.1.0 · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago

AGM312M1

AGM-Semi · MOSFETs · SOP-8

AGM312M1 from AGM-Semi, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source of MOSFET 1 (dual complementary pair); drain-source voltage rating is 30V (N-Ch) / -30V (P-Ch) per the absolute maximum table.
2 G1 input Gate of MOSFET 1; gate-source voltage limit is ±20V.
3 S2 passive Source of MOSFET 2 (dual complementary pair); drain-source voltage rating is 30V (N-Ch) / -30V (P-Ch) per the absolute maximum table.
4 G2 input Gate of MOSFET 2; gate-source voltage limit is ±20V.
5 D2 passive Drain of MOSFET 2, shared with pin 6; continuous drain current is 9.0A (N-Ch) / -7.2A (P-Ch) at TA=25℃.
6 D2 passive Drain of MOSFET 2, shared with pin 5; continuous drain current is 9.0A (N-Ch) / -7.2A (P-Ch) at TA=25℃.
7 D1 passive Drain of MOSFET 1, shared with pin 8; continuous drain current is 9.0A (N-Ch) / -7.2A (P-Ch) at TA=25℃.
8 D1 passive Drain of MOSFET 1, shared with pin 7; continuous drain current is 9.0A (N-Ch) / -7.2A (P-Ch) at TA=25℃.

Key specifications

Parameter Value
Manufacturer AGM-Semi
Package SOP-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: AGM312M1
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: agm312m1-etched.step / agm312m1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); agm312m1.step / agm312m1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: AGM-Semi datasheet (9 pp, sha256 8f728b619ce63088, retrieved 2026-10-27, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF