component
AGLN250V2-VQ100
Public Made by Adomby adom
Microchip Tech Programmable Logic Device (CPLDs/FPGAs), TQFP-100(14x14). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747
{
"slug": "agln250v2-vq100",
"version": "0.1.0",
"type": "component",
"description": "Microchip Tech Programmable Logic Device (CPLDs/FPGAs), TQFP-100(14x14). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"embedded processors & controllers",
"agln250v2-vq100",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"agln250v2-vq100.kicad_sym",
"agln250v2-vq100.kicad_mod",
"agln250v2-vq100.glb",
"agln250v2-vq100.step",
"agln250v2-vq100.lbr",
"docs/hero.png",
"docs/agln250v2-vq100-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"agln250v2-vq100-hero.glb",
"agln250v2-vq100-hero.overlay.json",
"agln250v2-vq100-etched.glb"
],
"component": {
"mpn": "AGLN250V2-VQ100",
"manufacturer": "Microchip Tech",
"package": "TQFP-100(14x14)",
"pin_count": 100,
"category": "Embedded Processors & Controllers",
"subcategory": "Programmable Logic Device (CPLDs/FPGAs)",
"datasheet": "https://datasheet.lcsc.com/datasheet/pdf/2b28c2a4715312cb951a08c9407dc3ff.pdf",
"parts": {
"symbol": "agln250v2-vq100.kicad_sym",
"footprint": "agln250v2-vq100.kicad_mod",
"model_3d": "agln250v2-vq100-hero.glb",
"model_3d_plain": "agln250v2-vq100-etched.glb",
"model_3d_step": "agln250v2-vq100-etched.step",
"model_3d_step_plain": "agln250v2-vq100.step",
"lbr": "agln250v2-vq100.lbr"
},
"distributor_links": {
"lcsc": "C5235443",
"digikey": "AGLN250V2-VQ100-ND",
"mouser": "494-AGLN250V2-VQ100"
},
"distributor_check": {
"checked_at": "2026-10-31T18:34:13Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "AGLN250V2-VQ100-ND",
"status": "found",
"lifecycle": "Active"
},
"mouser": {
"pn": "494-AGLN250V2-VQ100",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "GND",
"type": "power_in",
"description": "Ground supply voltage to the core, I/O outputs, and I/O logic."
},
{
"number": "2",
"name": "GAA2/IO67RSB3",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "3",
"name": "IO66RSB3",
"type": "bidirectional",
"description": "User I/O; input, output, tristate or bidirectional buffer compatible with the selected I/O standard."
},
{
"number": "4",
"name": "GAB2/IO65RSB3",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "5",
"name": "IO64RSB3",
"type": "bidirectional",
"description": "User I/O; input, output, tristate or bidirectional buffer compatible with the selected I/O standard."
},
{
"number": "6",
"name": "GAC2/IO63RSB3",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "7",
"name": "IO62RSB3",
"type": "bidirectional",
"description": "User I/O; input, output, tristate or bidirectional buffer compatible with the selected I/O standard."
},
{
"number": "8",
"name": "IO61RSB3",
"type": "bidirectional",
"description": "User I/O; input, output, tristate or bidirectional buffer compatible with the selected I/O standard."
},
{
"number": "9",
"name": "GND",
"type": "power_in",
"description": "Ground supply voltage to the core, I/O outputs, and I/O logic."
},
{
"number": "10",
"name": "GFB1/IO60RSB3",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "11",
"name": "GFB0/IO59RSB3",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "12",
"name": "VCOMPLF",
"type": "power_in",
"description": "Ground to the analog PLL power supply; tie to ground when the PLL is not used."
},
{
"number": "13",
"name": "GFA0/IO57RSB3",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "14",
"name": "VCCPLF",
"type": "power_in",
"description": "Analog PLL supply voltage, nominally 1.5 V or 1.2 V; Microsemi recommends tying it to VCC."
},
{
"number": "15",
"name": "GFA1/IO58RSB3",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "16",
"name": "GFA2/IO56RSB3",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "17",
"name": "VCC",
"type": "power_in",
"description": "Core supply voltage to the FPGA core, 1.2 V or 1.5 V for IGLOO nano V2 devices; also powers the JTAG state machine."
},
{
"number": "18",
"name": "VCCIB3",
"type": "power_in",
"description": "I/O supply voltage for I/O bank 3, nominally 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V."
},
{
"number": "19",
"name": "GFC2/IO55RSB3",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "20",
"name": "GEC1/IO54RSB3",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "21",
"name": "GEC0/IO53RSB3",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "22",
"name": "GEA1/IO52RSB3",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "23",
"name": "GEA0/IO51RSB3",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "24",
"name": "VMV3",
"type": "power_in",
"description": "Quiet supply voltage to the input buffers of I/O bank 3; must be connected to VCCIB3 of the same bank."
},
{
"number": "25",
"name": "GNDQ",
"type": "power_in",
"description": "Quiet ground to the input buffers of the I/O banks; must always be connected to GND on the board."
},
{
"number": "26",
"name": "GEA2/IO50RSB2",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "27",
"name": "FF/GEB2/IO49RSB2",
"type": "input",
"description": "Dedicated active-low Flash*Freeze mode activation input when Flash*Freeze is used; must not be left floating, otherwise it is a regular I/O."
},
{
"number": "28",
"name": "GEC2/IO48RSB2",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "29",
"name": "IO47RSB2",
"type": "bidirectional",
"description": "User I/O; input, output, tristate or bidirectional buffer compatible with the selected I/O standard."
},
{
"number": "30",
"name": "IO46RSB2",
"type": "bidirectional",
"description": "User I/O; input, output, tristate or bidirectional buffer compatible with the selected I/O standard."
},
{
"number": "31",
"name": "IO45RSB2",
"type": "bidirectional",
"description": "User I/O; input, output, tristate or bidirectional buffer compatible with the selected I/O standard."
},
{
"number": "32",
"name": "IO44RSB2",
"type": "bidirectional",
"description": "User I/O; input, output, tristate or bidirectional buffer compatible with the selected I/O standard."
},
{
"number": "33",
"name": "IO43RSB2",
"type": "bidirectional",
"description": "User I/O; input, output, tristate or bidirectional buffer compatible with the selected I/O standard."
},
{
"number": "34",
"name": "IO42RSB2",
"type": "bidirectional",
"description": "User I/O; input, output, tristate or bidirectional buffer compatible with the selected I/O standard."
},
{
"number": "35",
"name": "IO41RSB2",
"type": "bidirectional",
"description": "User I/O; input, output, tristate or bidirectional buffer compatible with the selected I/O standard."
},
{
"number": "36",
"name": "IO40RSB2",
"type": "bidirectional",
"description": "User I/O; input, output, tristate or bidirectional buffer compatible with the selected I/O standard."
},
{
"number": "37",
"name": "VCC",
"type": "power_in",
"description": "Core supply voltage to the FPGA core, 1.2 V or 1.5 V for IGLOO nano V2 devices."
},
{
"number": "38",
"name": "GND",
"type": "power_in",
"description": "Ground supply voltage to the core, I/O outputs, and I/O logic."
},
{
"number": "39",
"name": "VCCIB2",
"type": "power_in",
"description": "I/O supply voltage for I/O bank 2, nominally 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V."
},
{
"number": "40",
"name": "IO39RSB2",
"type": "bidirectional",
"description": "User I/O; input, output, tristate or bidirectional buffer compatible with the selected I/O standard."
},
{
"number": "41",
"name": "IO38RSB2",
"type": "bidirectional",
"description": "User I/O; input, output, tristate or bidirectional buffer compatible with the selected I/O standard."
},
{
"number": "42",
"name": "IO37RSB2",
"type": "bidirectional",
"description": "User I/O; input, output, tristate or bidirectional buffer compatible with the selected I/O standard."
},
{
"number": "43",
"name": "GDC2/IO36RSB2",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "44",
"name": "GDB2/IO35RSB2",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "45",
"name": "GDA2/IO34RSB2",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "46",
"name": "GNDQ",
"type": "power_in",
"description": "Quiet ground to the input buffers of the I/O banks; must always be connected to GND on the board."
},
{
"number": "47",
"name": "TCK",
"type": "input",
"description": "JTAG test clock input for boundary scan, ISP, and UJTAG; tie off through a resistor to GND if JTAG is unused."
},
{
"number": "48",
"name": "TDI",
"type": "input",
"description": "JTAG serial test data input with an internal weak pull-up resistor."
},
{
"number": "49",
"name": "TMS",
"type": "input",
"description": "JTAG test mode select controlling the IEEE 1532 boundary scan pins, with an internal weak pull-up resistor."
},
{
"number": "50",
"name": "VMV2",
"type": "power_in",
"description": "Quiet supply voltage to the input buffers of I/O bank 2; must be connected to VCCIB2 of the same bank."
},
{
"number": "51",
"name": "GND",
"type": "power_in",
"description": "Ground supply voltage to the core, I/O outputs, and I/O logic."
},
{
"number": "52",
"name": "VPUMP",
"type": "power_in",
"description": "Programming supply voltage, nominally 3.3 V for programming; can be left floating during normal operation."
},
{
"number": "53",
"name": "NC",
"type": "unconnected",
"description": "No connect; not connected to circuitry within the device."
},
{
"number": "54",
"name": "TDO",
"type": "output",
"description": "Serial JTAG test data output for boundary scan, ISP, and UJTAG."
},
{
"number": "55",
"name": "TRST",
"type": "input",
"description": "Active-low JTAG boundary scan reset input with an internal weak pull-up resistor."
},
{
"number": "56",
"name": "VJTAG",
"type": "power_in",
"description": "JTAG supply voltage, which can be run from 1.5 V to 3.3 V nominal, isolated in a separate I/O bank."
},
{
"number": "57",
"name": "GDA1/IO33RSB1",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "58",
"name": "GDC0/IO32RSB1",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "59",
"name": "GDC1/IO31RSB1",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "60",
"name": "IO30RSB1",
"type": "bidirectional",
"description": "User I/O; input, output, tristate or bidirectional buffer compatible with the selected I/O standard."
},
{
"number": "61",
"name": "GCB2/IO29RSB1",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "62",
"name": "GCA1/IO27RSB1",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "63",
"name": "GCA0/IO28RSB1",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "64",
"name": "GCC0/IO26RSB1",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "65",
"name": "GCC1/IO25RSB1",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "66",
"name": "VCCIB1",
"type": "power_in",
"description": "I/O supply voltage for I/O bank 1, nominally 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V."
},
{
"number": "67",
"name": "GND",
"type": "power_in",
"description": "Ground supply voltage to the core, I/O outputs, and I/O logic."
},
{
"number": "68",
"name": "VCC",
"type": "power_in",
"description": "Core supply voltage to the FPGA core, 1.2 V or 1.5 V for IGLOO nano V2 devices."
},
{
"number": "69",
"name": "IO24RSB1",
"type": "bidirectional",
"description": "User I/O; input, output, tristate or bidirectional buffer compatible with the selected I/O standard."
},
{
"number": "70",
"name": "GBC2/IO23RSB1",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "71",
"name": "GBB2/IO22RSB1",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "72",
"name": "IO21RSB1",
"type": "bidirectional",
"description": "User I/O; input, output, tristate or bidirectional buffer compatible with the selected I/O standard."
},
{
"number": "73",
"name": "GBA2/IO20RSB1",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "74",
"name": "VMV1",
"type": "power_in",
"description": "Quiet supply voltage to the input buffers of I/O bank 1; must be connected to VCCIB1 of the same bank."
},
{
"number": "75",
"name": "GNDQ",
"type": "power_in",
"description": "Quiet ground to the input buffers of the I/O banks; must always be connected to GND on the board."
},
{
"number": "76",
"name": "GBA1/IO19RSB0",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "77",
"name": "GBA0/IO18RSB0",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "78",
"name": "GBB1/IO17RSB0",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "79",
"name": "GBB0/IO16RSB0",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "80",
"name": "GBC1/IO15RSB0",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "81",
"name": "GBC0/IO14RSB0",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "82",
"name": "IO13RSB0",
"type": "bidirectional",
"description": "User I/O; input, output, tristate or bidirectional buffer compatible with the selected I/O standard."
},
{
"number": "83",
"name": "IO12RSB0",
"type": "bidirectional",
"description": "User I/O; input, output, tristate or bidirectional buffer compatible with the selected I/O standard."
},
{
"number": "84",
"name": "IO11RSB0",
"type": "bidirectional",
"description": "User I/O; input, output, tristate or bidirectional buffer compatible with the selected I/O standard."
},
{
"number": "85",
"name": "IO10RSB0",
"type": "bidirectional",
"description": "User I/O; input, output, tristate or bidirectional buffer compatible with the selected I/O standard."
},
{
"number": "86",
"name": "IO09RSB0",
"type": "bidirectional",
"description": "User I/O; input, output, tristate or bidirectional buffer compatible with the selected I/O standard."
},
{
"number": "87",
"name": "VCCIB0",
"type": "power_in",
"description": "I/O supply voltage for I/O bank 0, nominally 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V."
},
{
"number": "88",
"name": "GND",
"type": "power_in",
"description": "Ground supply voltage to the core, I/O outputs, and I/O logic."
},
{
"number": "89",
"name": "VCC",
"type": "power_in",
"description": "Core supply voltage to the FPGA core, 1.2 V or 1.5 V for IGLOO nano V2 devices."
},
{
"number": "90",
"name": "IO08RSB0",
"type": "bidirectional",
"description": "User I/O; input, output, tristate or bidirectional buffer compatible with the selected I/O standard."
},
{
"number": "91",
"name": "IO07RSB0",
"type": "bidirectional",
"description": "User I/O; input, output, tristate or bidirectional buffer compatible with the selected I/O standard."
},
{
"number": "92",
"name": "IO06RSB0",
"type": "bidirectional",
"description": "User I/O; input, output, tristate or bidirectional buffer compatible with the selected I/O standard."
},
{
"number": "93",
"name": "GAC1/IO05RSB0",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "94",
"name": "GAC0/IO04RSB0",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "95",
"name": "GAB1/IO03RSB0",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "96",
"name": "GAB0/IO02RSB0",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "97",
"name": "GAA1/IO01RSB0",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "98",
"name": "GAA0/IO00RSB0",
"type": "bidirectional",
"description": "Global I/O with access to clock conditioning circuitry and the global network; can also be used as a regular I/O."
},
{
"number": "99",
"name": "GNDQ",
"type": "power_in",
"description": "Quiet ground to the input buffers of the I/O banks; must always be connected to GND on the board."
},
{
"number": "100",
"name": "VMV0",
"type": "power_in",
"description": "Quiet supply voltage to the input buffers of I/O bank 0; must be connected to VCCIB0 of the same bank."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The MPN AGLN250V2-VQ100 has no Z and no G marking, so the leaded VQ100 variant of the AGLN250 (non-Z"
],
"pages_sent": 53,
"cost_usd": 0.2767,
"at": "2026-10-31T18:33:40"
},
"datasheet": {
"url": "https://datasheet.lcsc.com/datasheet/pdf/2b28c2a4715312cb951a08c9407dc3ff.pdf",
"pages": 148,
"sha256": "7c3df8abbd28d8ee",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 100,
"described": 100,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "agln250v2-vq100.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
16.0,
16.0,
1.1
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "99d530be126138ea024746562f1110203db0273456e99932e7e1930dc9f5fba5",
"checked": "2026-10-31",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "agln250v2-vq100-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
16.0,
16.0,
1.1
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "e7efb7025b04be55d478cd008d311c6cae5ff5b8d07b4a82575c966797844fed",
"checked": "2026-10-31",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}