main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers af9435psla-vb: viewers · Ray 1d ago
af9435psla-vb-etched.glb Publish 0.1.0 · Ray 1d ago
af9435psla-vb-etched.step af9435psla-vb: factory component page (tier=lcsc) · Ray 1d ago
af9435psla-vb-hero.glb af9435psla-vb: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
af9435psla-vb-hero.overlay.json Publish 0.1.0 · Ray 1d ago
af9435psla-vb.glb Publish 0.1.0 · Ray 1d ago
af9435psla-vb.kicad_mod Publish 0.1.0 · Ray 1d ago
af9435psla-vb.kicad_sym Publish 0.1.0 · Ray 1d ago
af9435psla-vb.lbr Publish 0.1.0 · Ray 1d ago
af9435psla-vb.step Publish 0.1.0 · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Publish 0.1.0 · Ray 1d ago
verification.json Verified: Published by the parts factory: tier lcsc, 8 pins · Ray 1d ago

AF9435PSLA-VB

VBsemi Elec · MOSFETs · SO-8

AF9435PSLA-VB from VBsemi Elec, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source of the P-channel MOSFET; drain-source voltage rating is -30 V and the source continuous diode current is -2.3 A (10 s) / -1.1 A (steady state).
2 S passive Source of the P-channel MOSFET, internally common with the other source pins; gate-source voltage is limited to ±20 V.
3 S passive Source of the P-channel MOSFET, internally common with the other source pins; the gate threshold VGS(th) is -0.7 V min to -2.0 V max at ID = -250 µA.
4 G input Gate of the P-channel MOSFET; limited to ±20 V VGS, with gate-body leakage of ±100 nA max at VGS = ±20 V.
5 D passive Drain of the P-channel MOSFET; VDS is -30 V and continuous drain current is -5.8 A (10 s) / -4.1 A (steady state) at TA = 25 °C.
6 D passive Drain of the P-channel MOSFET, internally common with the other drain pins; pulsed drain current is -30 A.
7 D passive Drain of the P-channel MOSFET, internally common with the other drain pins; RDS(on) is 0.033 Ω at VGS = -10 V, ID = -5.8 A.
8 D passive Drain of the P-channel MOSFET, internally common with the other drain pins; RDS(on) is 0.056 Ω at VGS = -4.5 V, ID = -4.4 A.

Key specifications

Parameter Value
Manufacturer VBsemi Elec
Package SO-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: AF9435PSLA-VB
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)
  • 3D model files: af9435psla-vb-etched.step / af9435psla-vb-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); af9435psla-vb.step / af9435psla-vb.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: VBsemi Elec datasheet (8 pp, sha256 18e876ea1a77f625, retrieved 2026-11-02, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF