Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

ADUM7441CRQZ-RL7

Analog Devices · Digital Isolators · QSOP-16-150mil

ADUM7441CRQZ-RL7 from Analog Devices, in a QSOP-16-150mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD1A power_in Supply Voltage A for Isolator Side 1, 3.0 V to 5.5 V; must be connected externally to pin 7 and bypassed with a 0.01 µF to 0.1 µF ceramic capacitor to GND1 (pin 2).
2 GND1 power_in Ground 1, the ground reference for Isolator Side 1; internally connected to pin 8, and connecting both to GND1 is recommended.
3 VIA input Logic Input A for Isolator Side 1.
4 VIB input Logic Input B for Isolator Side 1.
5 VIC input Logic Input C for Isolator Side 1.
6 VOD output Logic Output D on Isolator Side 2; the output is in the default high state when the input side is unpowered.
7 VDD1B power_in Supply Voltage B for Isolator Side 1, 3.0 V to 5.5 V; must be connected externally to pin 1 and bypassed with a 0.01 µF to 0.1 µF ceramic capacitor to GND1 (pin 8).
8 GND1 power_in Ground 1, the ground reference for Isolator Side 1; internally connected to pin 2, and connecting both to GND1 is recommended.
9 GND2 power_in Ground 2, the ground reference for Isolator Side 2; internally connected to pin 15, and connecting both to GND2 is recommended.
10 VDD2B power_in Supply Voltage B for Isolator Side 2, 3.0 V to 5.5 V; must be connected externally to pin 16 and bypassed with a 0.01 µF to 0.1 µF ceramic capacitor to GND2 (pin 9).
11 VID input Logic Input D for Isolator Side 1.
12 VOC output Logic Output C on Isolator Side 2.
13 VOB output Logic Output B on Isolator Side 2.
14 VOA output Logic Output A on Isolator Side 2.
15 GND2 power_in Ground 2, the ground reference for Isolator Side 2; internally connected to pin 9, and connecting both to GND2 is recommended.
16 VDD2A power_in Supply Voltage A for Isolator Side 2, 3.0 V to 5.5 V; must be connected externally to pin 10 and bypassed with a 0.01 µF to 0.1 µF ceramic capacitor to GND2 (pin 15).

Key specifications

Parameter Value
Manufacturer Analog Devices
Package QSOP-16-150mil
Category Signal Isolation Devices
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Propagation Delay (5 V, C grade) tPHL, tPLH 29 40 50 ns 50% input to 50% output 3
Pulse Width Distortion (5 V, C grade) PWD 2 5 ns /tPLH − tPHL/ 3
Pulse Width (5 V, C grade) PW 40 ns Within PWD limit 3
Propagation Delay Skew (5 V) tPSK 10 ns 3
Channel Matching Codirectional (5 V, C grade) tPSKCD 2 4 ns 3
Channel Matching Opposing-Direction (5 V, C grade) tPSKOD 3 6 ns 3
Data Rate (5 V) 25 Mbps Within PWD limit 3
ADuM7441 Supply Current IDD1 (5 V, 25 Mbps C grade) IDD1 18 26 mA 25 Mbps, C grade, 5 V operation 3
ADuM7441 Supply Current IDD2 (5 V, 25 Mbps C grade) IDD2 8.5 14 mA 25 Mbps, C grade, 5 V operation 3
Logic High Output Voltage (5 V, IOx = −20 µA) VOH 5 V IOx = −20 µA, VIx = VIxH 3
Logic High Output Voltage (5 V, IOx = −4 mA) VOH 4.8 V IOx = −4 mA, VIx = VIxH 3
Logic Low Output Voltage (5 V, IOx = 20 µA) VOL 0 0.1 V IOx = 20 µA, VIx = VIxL 3
Logic Low Output Voltage (5 V, IOx = 4 mA) VOL 0.2 0.4 V IOx = 4 mA, VIx = VIxL 3
Input Current per Channel (5 V) II -10 0.01 10 µA 0 V ≤ VIx ≤ VDDx 3
Quiescent Input Supply Current (5 V) IDDI(Q) 0.76 0.95 mA 3
Quiescent Output Supply Current (5 V) IDDO(Q) 0.57 0.73 mA 3
Common-Mode Transient Immunity (5 V) /CM/ 15 25 kV/µs VIx = VDDx, VCM = 1000 V, transient magnitude = 800 V 3
Propagation Delay (3.3 V, C grade) tPHL, tPLH 37 51 66 ns 50% input to 50% output 4
Pulse Width Distortion (3.3 V, C grade) PWD 2 5 ns /tPLH − tPHL/ 4
Pulse Width (3.3 V, C grade) PW 40 ns Within PWD limit 4
Propagation Delay Skew (3.3 V) tPSK 10 ns 4
Channel Matching Codirectional (3.3 V, C grade) tPSKCD 3 5 ns 4
Channel Matching Opposing-Direction (3.3 V, C grade) tPSKOD 4 7 ns 4
ADuM7441 Supply Current IDD1 (3.3 V, 25 Mbps C grade) IDD1 14 20 mA 25 Mbps, C grade, 3.3 V operation 4
ADuM7441 Supply Current IDD2 (3.3 V, 25 Mbps C grade) IDD2 5.5 7.5 mA 25 Mbps, C grade, 3.3 V operation 4
Logic High Output Voltage (3.3 V, IOx = −20 µA) VOH 3.3 V IOx = −20 µA, VIx = VIxH 4
Logic High Output Voltage (3.3 V, IOx = −4 mA) VOH 3.1 V IOx = −4 mA, VIx = VIxH 4
Logic Low Output Voltage (3.3 V, IOx = 20 µA) VOL 0 0.1 V IOx = 20 µA, VIx = VIxL 4
Logic Low Output Voltage (3.3 V, IOx = 4 mA) VOL 0.2 0.4 V IOx = 4 mA, VIx = VIxL 4
Input Current per Channel (3.3 V) II -10 0.01 10 µA 0 V ≤ VIx ≤ VDDx 4
Common-Mode Transient Immunity (3.3 V) /CM/ 15 20 kV/µs VIx = VDDx, VCM = 1000 V, transient magnitude = 800 V 4
Operating Temperature TA -40 105 °C 7
Supply Voltages VDD1, VDD2 3 5.5 V All voltages relative to their respective ground 7
Input Signal Rise and Fall Times 1 ms 7
Storage Temperature Range TST -65 150 °C 8
Ambient Operating Temperature TA -40 105 °C 8
Supply Voltages VDD1, VDD2 -0.5 7 V 8
Input Voltages VIA, VIB, VIC, VID -0.5 V Upper limit printed as VDDI + 0.5 V 8
Output Voltages VOA, VOB, VOC, VOD -0.5 V Upper limit printed as VDDO + 0.5 V 8
Average Output Current per Pin, Side 1 IO1 -10 10 mA 8
Average Output Current per Pin, Side 2 IO2 -10 10 mA 8
Common-Mode Transients -100 100 kV/µs Across the insulation barrier 8
IC Junction-to-Ambient Thermal Resistance θJA 76 °C/W Thermocouple located at center of package underside 7

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
housing abs Refers to common-mode transients across the insulation barrier. Common￾mode transients exceeding the absolute maximum ratings may cause 8

CAD (KiCad official)

  • Symbol: ADUM7441CRQZ-RL7
  • Footprint: Package_SO:QSOP-16_3.9x4.9mm_P0.635mm
  • 3D model: QSOP-16-150mil (KiCad packages3D, STEP)
  • 3D model files: adum7441crqz-rl7-etched.step / adum7441crqz-rl7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); adum7441crqz-rl7.step / adum7441crqz-rl7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (20 pp, sha256 257c1f427ee44678, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF