component
ADUM7240CRZ
Public Made by Adomby adom
Analog Devices Digital Isolators, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 4d ago |
| viewers | 4d ago |
| adum7240crz-etched.glb | 4d ago |
| adum7240crz-etched.step | 4d ago |
| adum7240crz-hero.glb | 4d ago |
| adum7240crz-hero.overlay.json | 4d ago |
| adum7240crz.glb | 4d ago |
| adum7240crz.kicad_mod | 4d ago |
| adum7240crz.kicad_sym | 4d ago |
| adum7240crz.lbr | 4d ago |
| adum7240crz.step | 4d ago |
| package.json | 4d ago |
| page.json | 4d ago |
| README.md | 4d ago |
| verification.json | 4d ago |
ADUM7240CRZ
Analog Devices · Digital Isolators · SOIC-8
ADUM7240CRZ from Analog Devices, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VDD1 | power_in | Supply voltage for isolator side 1, specified at 3.0 V to 5.5 V. |
| 2 | VIA | input | Logic input A, with input voltage limited to −0.5 V to VDDI + 0.5 V, a logic high threshold of 0.7 VDDx, and a logic low threshold of 0.3 VDDx. |
| 3 | VIB | input | Logic input B, with input voltage limited to −0.5 V to VDDI + 0.5 V, a logic high threshold of 0.7 VDDx, and a logic low threshold of 0.3 VDDx. |
| 4 | GND1 | power_in | Ground reference for isolator side 1. |
| 5 | GND2 | power_in | Ground reference for isolator side 2. |
| 6 | VOB | output | Logic output B, with output voltage limited to −0.5 V to VDDO + 0.5 V and defaulting to a high state when the side 1 supply is unpowered. |
| 7 | VOA | output | Logic output A, with output voltage limited to −0.5 V to VDDO + 0.5 V and defaulting to a high state when the side 1 supply is unpowered. |
| 8 | VDD2 | power_in | Supply voltage for isolator side 2, specified at 3.0 V to 5.5 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Analog Devices |
| Package | SOIC-8 |
| Category | Interface ICs |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Operating Temperature | TA | -40 | 105 | °C | 7 | ||
| Supply Voltages | VDD1, VDD2 | 3 | 5.5 | V | 7 | ||
| Storage Temperature Range | TST | -65 | 150 | °C | 8 | ||
| Ambient Operating Temperature Range | TA | -40 | 105 | °C | 8 | ||
| Supply Voltages | VDD1, VDD2 | -0.5 | 7 | V | 8 | ||
| Average Output Current per Pin, Side 1 | IO1 | -10 | 10 | mA | 8 | ||
| Average Output Current per Pin, Side 2 | IO2 | -10 | 10 | mA | 8 | ||
| Common-Mode Transients | -100 | 100 | kV/µs | 8 | |||
| Pulse Width (5 V, C grade) | PW | 40 | ns | Within PWD limit | 3 | ||
| Data Rate (5 V, C grade) | 25 | Mbps | Within PWD limit | 3 | |||
| Propagation Delay (5 V, C grade) | tPHL, tPLH | 32 | 41 | 50 | ns | 50% input to 50% output | 3 |
| Pulse Width Distortion (5 V, C grade) | PWD | 2 | 5 | ns | /tPLH − tPHL/ | 3 | |
| Propagation Delay Skew (5 V) | tPSK | 10 | ns | 3 | |||
| Channel Matching Codirectional (5 V, C grade) | tPSKCD | 2 | 4 | ns | 3 | ||
| Channel Matching Opposing Direction (5 V, C grade) | tPSKOD | 2 | 6 | ns | 3 | ||
| Supply Current ADuM7240 IDD1 (5 V, 1 Mbps) | IDD1 | 2.2 | 2.8 | mA | 1 Mbps | 3 | |
| Supply Current ADuM7240 IDD1 (5 V, 25 Mbps) | IDD1 | 16 | 21 | mA | 25 Mbps | 3 | |
| Supply Current ADuM7240 IDD2 (5 V, 1 Mbps) | IDD2 | 1.7 | 2.2 | mA | 1 Mbps | 3 | |
| Supply Current ADuM7240 IDD2 (5 V, 25 Mbps) | IDD2 | 3.9 | 5.7 | mA | 25 Mbps | 3 | |
| Input Current per Channel (5 V) | II | -10 | 0.01 | 10 | µA | 0 V ≤ VIx ≤ VDDx | 3 |
| Logic Low Output Voltage (5 V) | VOL | 0 | 0.1 | V | IOx = 20 µA, VIx = VIxL | 3 | |
| Logic Low Output Voltage (5 V) | VOL | 0.2 | 0.4 | V | IOx = 4 mA, VIx = VIxL | 3 | |
| Quiescent Input Supply Current (5 V) | IDDI(Q) | 1 | 1.4 | mA | 3 | ||
| Quiescent Output Supply Current (5 V) | IDDO(Q) | 0.8 | 1.1 | mA | 3 | ||
| Common-Mode Transient Immunity (5 V) | /CM/ | 15 | 25 | kV/µs | VIx = VDDx, VCM = 1000 V, transient magnitude = 800 V | 3 | |
| Pulse Width (3.3 V, C grade) | PW | 40 | ns | Within PWD limit | 4 | ||
| Data Rate (3.3 V, C grade) | 25 | Mbps | Within PWD limit | 4 | |||
| Propagation Delay (3.3 V, C grade) | tPHL, tPLH | 37 | 50 | 64 | ns | 50% input to 50% output | 4 |
| Pulse Width Distortion (3.3 V, C grade) | PWD | 2 | 5 | ns | /tPLH − tPHL/ | 4 | |
| Propagation Delay Skew (3.3 V) | tPSK | 10 | ns | 4 | |||
| Channel Matching Codirectional (3.3 V, C grade) | tPSKCD | 2 | 4 | ns | 4 | ||
| Channel Matching Opposing Direction (3.3 V, C grade) | tPSKOD | 2 | 7 | ns | 4 | ||
| Supply Current ADuM7240 IDD1 (3.3 V, 1 Mbps) | IDD1 | 1.6 | 2 | mA | 1 Mbps | 4 | |
| Supply Current ADuM7240 IDD1 (3.3 V, 25 Mbps) | IDD1 | 12 | 15 | mA | 25 Mbps | 4 | |
| Supply Current ADuM7240 IDD2 (3.3 V, 1 Mbps) | IDD2 | 1.3 | 1.6 | mA | 1 Mbps | 4 | |
| Supply Current ADuM7240 IDD2 (3.3 V, 25 Mbps) | IDD2 | 2.6 | 4.4 | mA | 25 Mbps | 4 | |
| Input Current per Channel (3.3 V) | II | -10 | 0.01 | 10 | µA | 0 V ≤ VIx ≤ VDDx | 4 |
| Logic Low Output Voltage (3.3 V) | VOL | 0 | 0.1 | V | IOx = 20 µA, VIx = VIxL | 4 | |
| Logic Low Output Voltage (3.3 V) | VOL | 0.2 | 0.4 | V | IOx = 4 mA, VIx = VIxL | 4 | |
| Quiescent Input Supply Current (3.3 V) | IDDI(Q) | 0.71 | 1 | mA | 4 | ||
| Quiescent Output Supply Current (3.3 V) | IDDO(Q) | 0.59 | 0.8 | mA | 4 | ||
| Common-Mode Transient Immunity (3.3 V) | /CM/ | 15 | 25 | kV/µs | VIx = VDDx, VCM = 1000 V, transient magnitude = 800 V | 4 | |
| Pulse Width (mixed 5 V/3.3 V, C grade) | PW | 40 | ns | Within PWD limit | 5 | ||
| Data Rate (mixed 5 V/3.3 V, C grade) | 25 | Mbps | Within PWD limit | 5 | |||
| Propagation Delay (mixed 5 V/3.3 V, C grade) | tPHL, tPLH | 34 | 44 | 54 | ns | 50% input to 50% output | 5 |
| Pulse Width Distortion (mixed 5 V/3.3 V, C grade) | PWD | 2 | 5 | ns | /tPLH − tPHL/ | 5 | |
| Propagation Delay Skew (mixed 5 V/3.3 V) | tPSK | 10 | ns | 5 | |||
| Channel Matching Codirectional (mixed 5 V/3.3 V, C grade) | tPSKCD | 2 | 5 | ns | 5 | ||
| Channel Matching Opposing Direction (mixed 5 V/3.3 V, C grade) | tPSKOD | 3 | 9 | ns | 5 | ||
| Supply Current ADuM7240 IDD1 (mixed 5 V/3.3 V, 1 Mbps) | IDD1 | 2.2 | 2.9 | mA | 1 Mbps | 5 | |
| Supply Current ADuM7240 IDD1 (mixed 5 V/3.3 V, 25 Mbps) | IDD1 | 16 | 21 | mA | 25 Mbps | 5 | |
| Supply Current ADuM7240 IDD2 (mixed 5 V/3.3 V, 1 Mbps) | IDD2 | 1.3 | 1.6 | mA | 1 Mbps | 5 | |
| Supply Current ADuM7240 IDD2 (mixed 5 V/3.3 V, 25 Mbps) | IDD2 | 2.8 | 3.6 | mA | 25 Mbps | 5 | |
| Input Current per Channel (mixed 5 V/3.3 V) | II | -10 | 0.01 | 10 | µA | 0 V ≤VIx ≤ VDDx | 5 |
| Logic Low Output Voltage (mixed 5 V/3.3 V) | VOL | 0 | 0.1 | V | IOx = 20 µA, VIx = VIxL | 5 | |
| Logic Low Output Voltage (mixed 5 V/3.3 V) | VOL | 0.2 | 0.4 | V | IOx = 4 mA, VIx = VIxL | 5 | |
| Quiescent Input Supply Current (mixed 5 V/3.3 V) | IDDI(Q) | 1 | 1.45 | mA | 5 | ||
| Quiescent Output Supply Current (mixed 5 V/3.3 V) | IDDO(Q) | 0.59 | 0.8 | mA | 5 | ||
| Common-Mode Transient Immunity (mixed 5 V/3.3 V) | /CM/ | 15 | 25 | kV/µs | VIx = VDDx, VCM = 1000 V, transient magnitude = 800 V | 5 | |
| IC Junction-to-Ambient Thermal Resistance | θJA | 85 | °C/W | Thermocouple located at center of package underside | 7 |
CAD (KiCad official)
- Symbol:
ADUM7240CRZ - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
adum7240crz-etched.step/adum7240crz-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);adum7240crz.step/adum7240crz.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Analog Devices datasheet (16 pp, sha256
4acc5f21e6503959, retrieved 2026-10-30, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).