component

ADUM4146BRWZ-RL

Public Made by Adom

by adom

Analog Devices Isolators - Gate Drivers, SOIC-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)adum4146brwz-rlfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 6d ago
viewers adum4146brwz-rl: viewers · Ray 6d ago
adum4146brwz-rl-etched.glb Publish 0.1.0 · Ray 6d ago
adum4146brwz-rl-etched.step adum4146brwz-rl: factory component page (tier=mfr) · Ray 6d ago
adum4146brwz-rl-hero.glb adum4146brwz-rl: hero GLB from the etched model (keeps the MPN mark) · Ray 6d ago
adum4146brwz-rl-hero.overlay.json Publish 0.1.0 · Ray 6d ago
adum4146brwz-rl.glb Publish 0.1.0 · Ray 6d ago
adum4146brwz-rl.kicad_mod Publish 0.1.0 · Ray 6d ago
adum4146brwz-rl.kicad_sym Publish 0.1.0 · Ray 6d ago
adum4146brwz-rl.lbr Publish 0.1.0 · Ray 6d ago
adum4146brwz-rl.step Publish 0.1.0 · Ray 6d ago
package.json Publish 0.1.0 · Ray 6d ago
page.json Set visibility: public · Ray 6d ago
README.md Publish 0.1.0 · Ray 6d ago

ADUM4146BRWZ-RL

Analog Devices · Isolators - Gate Drivers · SOIC-16

ADUM4146BRWZ-RL from Analog Devices, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VSS1 power_in Ground reference for the primary side, referenced as the low-side voltage reference for VDD1 and the logic inputs.
2 VI+ input Positive logic CMOS drive input; with VI− low it accepts positive logic, and it is referenced to VSS1 with VIH of 0.7 × VDD1 and VIL of 0.3 × VDD1 for 2.5 V ≤ VDD1 ≤ 5 V.
3 VI− input Negative logic CMOS drive input; with VI+ held high it accepts negative logic, and it is referenced to VSS1 with the same logic thresholds as VI+.
4 READY output Open-drain logic output that goes low during UVLO or thermal shutdown and must be pulled up to read; a low state precludes the gate drive output from going high.
5 FAULT output Open-drain logic output that goes low when a desaturation fault occurs and must be pulled up to read; a fault precludes the gate drive output from going high.
6 RESET input CMOS input that clears a fault when held low for at least 500 ns (tDEB_RESET 500 ns typical) and has an internal 300 kΩ pull-down.
7 VDD1 power_in Primary-side input supply, specified as 2.5 V to 5.5 V in Table 9 (see review note), referenced to VSS1.
8 VSS1 power_in Ground reference for the primary side (shorted internally to pin 1).
9 VSS2 power_in Negative supply for the secondary side, −15 V to 0 V, referenced to GND2.
10 DESAT input Desaturation detection input that connects to an external current source or pull-up resistor; a voltage above VDESAT,TH (9.2 V Grade B, 3.5 V Grade A and C) asserts a fault.
11 GND2 power_in Ground reference for the secondary side, connected to the source of the SiC MOSFET being driven.
12 VOUT_OFF output Gate drive output current path for the turn-off signal, which is also switched on during RESET to pull the gate low.
13 VDD2 power_in Secondary-side input supply, 12 V to 30 V, referenced to VSS2, with VDD2 − VSS2 not to exceed 30 V.
14 VOUT_ON output Gate drive output current path for the turn-on signal.
15 GATE_SENSE bidirectional Gate voltage sense input that connects to the power device gate and Miller clamp output; tie to VSS2 when the Miller clamp is not used.
16 VSS2 power_in Negative supply for the secondary side, −15 V to 0 V, referenced to GND2 (shorted internally to pin 9).

Key specifications

Parameter Value
Manufacturer Analog Devices
Package SOIC-16
Category Power Management (PMIC)
Pins 16

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
housing pC In accordance with DIN V VDE V 0884-11, each ADuM4146 is proof tested by applying an insulation test voltage ≥ 4031 V peak for 1 second (partial discharge detection limit = 5 pC). 6

CAD (KiCad official)

  • Symbol: ADUM4146BRWZ-RL
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: adum4146brwz-rl-etched.step / adum4146brwz-rl-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); adum4146brwz-rl.step / adum4146brwz-rl.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (17 pp, sha256 82d414a6f5eff6ec, retrieved 2026-10-28, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF