main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 20h ago
viewers adum161n1brz: viewers · Ray 20h ago
adum161n1brz-etched.glb Publish 0.1.0 · Ray 20h ago
adum161n1brz-etched.step adum161n1brz: factory component page (tier=mfr) · Ray 20h ago
adum161n1brz-hero.glb adum161n1brz: hero GLB from the etched model (keeps the MPN mark) · Ray 20h ago
adum161n1brz-hero.overlay.json Publish 0.1.0 · Ray 20h ago
adum161n1brz.glb Publish 0.1.0 · Ray 20h ago
adum161n1brz.kicad_mod Publish 0.1.0 · Ray 20h ago
adum161n1brz.kicad_sym Publish 0.1.0 · Ray 20h ago
adum161n1brz.lbr Publish 0.1.0 · Ray 20h ago
adum161n1brz.step Publish 0.1.0 · Ray 20h ago
package.json Publish 0.1.0 · Ray 20h ago
page.json Set visibility: public · Ray 20h ago
README.md Publish 0.1.0 · Ray 20h ago
verification.json Verified: Published by the parts factory: tier mfr, 16 pins · Ray 20h ago

ADUM161N1BRZ

Analog Devices · Digital Isolators · SOIC-16

ADUM161N1BRZ from Analog Devices, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD1 power_in Supply voltage for Isolator Side 1, specified over 1.7 V to 5.5 V in the recommended operating conditions.
2 VIA input Logic input A; an input pin on a side whose supply is unpowered must be held low to avoid powering the device through its ESD protection circuitry.
3 VIB input Logic input B; an input pin on a side whose supply is unpowered must be held low to avoid powering the device through its ESD protection circuitry.
4 VIC input Logic input C; an input pin on a side whose supply is unpowered must be held low to avoid powering the device through its ESD protection circuitry.
5 VID input Logic input D; an input pin on a side whose supply is unpowered must be held low to avoid powering the device through its ESD protection circuitry.
6 VIE input Logic input E; an input pin on a side whose supply is unpowered must be held low to avoid powering the device through its ESD protection circuitry.
7 VOF output Logic output F; it drives the channel F output state per the truth table, and goes to the fail-safe state (high for the N1 option) when the input-side supply is not applied.
8 GND1 power_in Ground 1, the ground reference for Isolator Side 1.
9 GND2 power_in Ground 2, the ground reference for Isolator Side 2.
10 VIF input Logic input F; an input pin on a side whose supply is unpowered must be held low to avoid powering the device through its ESD protection circuitry.
11 VOE output Logic output E; its state follows the truth table, and it goes to the fail-safe state (high for the N1 option) when the input-side supply is not applied.
12 VOD output Logic output D; its state follows the truth table, and it goes to the fail-safe state (high for the N1 option) when the input-side supply is not applied.
13 VOC output Logic output C; its state follows the truth table, and it goes to the fail-safe state (high for the N1 option) when the input-side supply is not applied.
14 VOB output Logic output B; its state follows the truth table, and it goes to the fail-safe state (high for the N1 option) when the input-side supply is not applied.
15 VOA output Logic output A; its state follows the truth table, and it goes to the fail-safe state (high for the N1 option) when the input-side supply is not applied.
16 VDD2 power_in Supply voltage for Isolator Side 2, specified over 1.7 V to 5.5 V in the recommended operating conditions.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package SOIC-16
Category Signal Isolation Devices
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Propagation Delay (5 V operation) tPHL, tPLH 4.8 7.2 13 ns 50% input to 50% output 4
Pulse Width Distortion (5 V operation) PWD 0.5 4.5 ns /tPLH − tPHL/ 4
Channel Matching Codirectional (5 V operation) tPSKCD 0.5 4 ns 4
Channel Matching Opposing Direction (5 V operation) tPSKOD 0.5 4.5 ns 4
Input Current per Channel (5 V operation) II -10 0.01 10 µA 0 V ≤ VIx ≤ VDDx 4
Logic Low Output Voltage (5 V operation) VOL 0 0.1 V IOx = 20 µA, VIx = VIxL 4
Logic Low Output Voltage (5 V operation) VOL 0.2 0.4 V IOx = 4 mA, VIx = VIxL 4
Quiescent Supply Current Side 1 (ADuM161N, 5 V) IDD1 (Q) 2.5 3.8 mA VI = 0 (N0), 1 (N1) 4
Quiescent Supply Current Side 2 (ADuM161N, 5 V) IDD2 (Q) 3.2 4.2 mA VI = 0 (N0), 1 (N1) 4
Quiescent Supply Current Side 1 (ADuM161N, 5 V) IDD1 (Q) 16 24.8 mA VI = 1 (N0), 0 (N1) 4
Quiescent Supply Current Side 2 (ADuM161N, 5 V) IDD2 (Q) 7.2 11.2 mA VI = 1 (N0), 0 (N1) 4
Common-Mode Transient Immunity High (5 V) /CMH/ 75 100 kV/µs VIx = VDDx, VCM = 1000 V, transient magnitude = 800 V 4
Common-Mode Transient Immunity Low (5 V) /CML/ 75 100 kV/µs VIx = 0 V, VCM = 1000 V, transient magnitude = 800 V 4
Storage Temperature Range TST -65 150 °C 15
Ambient Operating Temperature Range TA -40 125 °C 15
Supply Voltages VDD1, VDD2 -0.5 7 V 15
Average Output Current per Pin, Side 1 IO1 -10 10 mA 15
Average Output Current per Pin, Side 2 IO2 -10 10 mA 15
Common-Mode Transients -150 150 kV/µs 15
Operating Temperature TA -40 125 °C 14
Supply Voltages VDD1, VDD2 1.7 5.5 V 14
IC Junction to Ambient Thermal Resistance θJA 75 °C/W Thermocouple located at center of package underside 12

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
housing pC In accordance with DIN EN IEC 60747 (VDE 0884-17) each ADuM160N/ADuM161N/ADuM162N/ADuM163N in the R-16, narrow-body (SOIC_N) package is proof tested by applying an insulation test voltage ≥ 1059 V pea 13

CAD (KiCad official)

  • Symbol: ADUM161N1BRZ
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: adum161n1brz-etched.step / adum161n1brz-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); adum161n1brz.step / adum161n1brz.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (25 pp, sha256 716242daccaa34f4, retrieved 2026-10-30, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF