main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 8d ago
viewers adum141d0brz-rl7: viewers · Ray 8d ago
adum141d0brz-rl7-etched.glb Publish 0.1.0 · Ray 8d ago
adum141d0brz-rl7-etched.step adum141d0brz-rl7: factory component page (tier=lcsc) · Ray 8d ago
adum141d0brz-rl7-hero.glb adum141d0brz-rl7: hero GLB from the etched model (keeps the MPN mark) · Ray 8d ago
adum141d0brz-rl7-hero.overlay.json Publish 0.1.0 · Ray 8d ago
adum141d0brz-rl7.glb Publish 0.1.0 · Ray 8d ago
adum141d0brz-rl7.kicad_mod Publish 0.1.0 · Ray 8d ago
adum141d0brz-rl7.kicad_sym Publish 0.1.0 · Ray 8d ago
adum141d0brz-rl7.lbr Publish 0.1.0 · Ray 8d ago
adum141d0brz-rl7.step Publish 0.1.0 · Ray 8d ago
package.json Publish 0.1.0 · Ray 8d ago
page.json Set visibility: public · Ray 8d ago
README.md Publish 0.1.0 · Ray 8d ago

ADUM141D0BRZ-RL7

Analog Devices · Digital Isolators · SOIC-16

ADUM141D0BRZ-RL7 from Analog Devices, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD1 power_in Isolator side 1 supply voltage.
2 GND1 power_in Isolator side 1 reference ground (pin 2 and pin 8 are both GND1).
3 VIA input Logic input A on side 1.
4 VIB input Logic input B on side 1.
5 VIC input Logic input C on side 1.
6 VOD output Logic output D on side 2.
7 DISABLE1 input Input disable 1 for side 1; when high it disables the isolator inputs and the outputs go to the fail-safe state set by the ordering option.
8 GND1 power_in Isolator side 1 reference ground (second GND1 pin, paired with pin 2).
9 GND2 power_in Isolator side 2 reference ground (pin 9 and pin 15 are both GND2).
10 DISABLE2 input Input disable 2 for side 2; when high it disables the isolator inputs and the outputs go to the fail-safe state set by the ordering option.
11 VID input Logic input D on side 2.
12 VOC output Logic output C on side 2.
13 VOB output Logic output B on side 2.
14 VOA output Logic output A on side 2.
15 GND2 power_in Isolator side 2 reference ground (second GND2 pin, paired with pin 9).
16 VDD2 power_in Isolator side 2 supply voltage.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package SOIC-16
Category Signal Isolation Devices
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Propagation delay tPHL,tPLH (5 V) tPHL,tPLH 4.8 7.2 13 ns 50% input to 50% output 3
Pulse-width distortion (5 V) PWD 0.5 3 ns /tPLH − tPHL/ 3
Channel matching, same direction (5 V) tPSKCD 0.5 3 ns Same-direction channels 3
Channel matching, opposite direction (5 V) tPSKOD 0.5 3 ns Opposite-direction channels 3
Input current per channel (5 V) II -10 0.01 10 µA 0 V ≤ VIx ≤ VDDx 3
Tri-state output current per channel (5 V) IOZ -10 0.01 10 µA 0 V ≤ VOx ≤ VDDx 3
DISABLE1 input pull-down current (5 V) IPD 9 15 µA DISABLE1 = VDDx 3
Quiescent supply current IDD1 (Q), side 1 (5 V) IDD1 (Q) 1.6 2.46 mA VI5 = 0 (E0,D0) 3
Quiescent supply current IDD2 (Q), side 2 (5 V) IDD2 (Q) 1.9 2.62 mA VI5 = 0 (E0,D0) 3
Quiescent supply current IDD1 (Q), side 1 (5 V) IDD1 (Q) 10 17 mA VI5 = 1 (E0,D0) 3
Quiescent supply current IDD2 (Q), side 2 (5 V) IDD2 (Q) 6 10 mA VI5 = 1 (E0,D0) 3
Common-mode transient immunity /CMH/ (5 V) /CMH/ 75 100 kV/µs VIx = VDDx, VCM = 1000 V, transient magnitude = 800 V 4
Common-mode transient immunity /CML/ (5 V) /CML/ 75 100 kV/µs VIx = 0 V, VCM = 1000 V, transient magnitude = 800 V 4
Propagation delay tPHL,tPLH (3.3 V) tPHL,tPLH 4.8 6.8 14 ns 50% input to 50% output 5
Pulse-width distortion (3.3 V) PWD 0.7 3 ns /tPLH − tPHL/ 5
Channel matching, same direction (3.3 V) tPSKCD 0.7 3 ns Same-direction channels 5
Channel matching, opposite direction (3.3 V) tPSKOD 0.7 3 ns Opposite-direction channels 5
Input current per channel (3.3 V) II -10 0.01 10 µA 0 V ≤ VIx ≤ VDDx 5
Tri-state output current per channel (3.3 V) IOZ -10 0.01 10 µA 0 V ≤ VOx ≤ VDDx 5
DISABLE1 input pull-down current (3.3 V) IPD 9 15 µA DISABLE1 = VDDx 5
Quiescent supply current IDD1 (Q), side 1 (3.3 V) IDD1 (Q) 1.5 2.36 mA VI5 = 0 (E0,D0) 5
Quiescent supply current IDD2 (Q), side 2 (3.3 V) IDD2 (Q) 1.8 2.52 mA VI5 = 0 (E0,D0) 5
Quiescent supply current IDD1 (Q), side 1 (3.3 V) IDD1 (Q) 9.8 16.7 mA VI5 = 1 (E0,D0) 5
Quiescent supply current IDD2 (Q), side 2 (3.3 V) IDD2 (Q) 5.7 9.7 mA VI5 = 1 (E0,D0) 5
Common-mode transient immunity /CMH/ (3.3 V) /CMH/ 75 100 kV/µs VIx = VDDx, VCM = 1000 V, transient magnitude = 800 V 6
Common-mode transient immunity /CML/ (3.3 V) /CML/ 75 100 kV/µs VIx = 0 V, VCM = 1000 V, transient magnitude = 800 V 6
Propagation delay tPHL,tPLH (2.5 V) tPHL,tPLH 5 7 14 ns 50% input to 50% output 7
Pulse-width distortion (2.5 V) PWD 0.7 3 ns /tPLH − tPHL/ 7
Channel matching, same direction (2.5 V) tPSKCD 0.7 3 ns Same-direction channels 7
Channel matching, opposite direction (2.5 V) tPSKOD 0.7 3 ns Opposite-direction channels 7
Input current per channel (2.5 V) II -10 0.01 10 µA 0 V ≤ VIx ≤ VDDx 7
Tri-state output current per channel (2.5 V) IOZ -10 0.01 10 µA 0 V ≤ VOx ≤ VDDx 7
DISABLE1 input pull-down current (2.5 V) IPD 9 15 µA DISABLE1 = VDDx 7
Quiescent supply current IDD1 (Q), side 1 (2.5 V) IDD1 (Q) 1.46 2.32 mA VI5 = 0 (E0,D0) 7
Quiescent supply current IDD2 (Q), side 2 (2.5 V) IDD2 (Q) 1.75 2.47 mA VI5 = 0 (E0,D0) 7
Quiescent supply current IDD1 (Q), side 1 (2.5 V) IDD1 (Q) 9.7 16.6 mA VI5 = 1 (E0,D0) 7
Quiescent supply current IDD2 (Q), side 2 (2.5 V) IDD2 (Q) 5.67 9.67 mA VI5 = 1 (E0,D0) 7
Common-mode transient immunity /CMH/ (2.5 V) /CMH/ 75 100 kV/µs VIx = VDDx, VCM = 1000 V, transient magnitude = 800 V 8
Common-mode transient immunity /CML/ (2.5 V) /CML/ 75 100 kV/µs VIx = 0 V, VCM = 1000 V, transient magnitude = 800 V 8
Propagation delay tPHL,tPLH (1.8 V) tPHL,tPLH 5.8 8.7 15 ns 50% input to 50% output 9
Pulse-width distortion (1.8 V) PWD 0.7 3 ns /tPLH − tPHL/ 9
Channel matching, same direction (1.8 V) tPSKCD 0.7 3 ns Same-direction channels 9
Channel matching, opposite direction (1.8 V) tPSKOD 0.7 3 ns Opposite-direction channels 9
Input current per channel (1.8 V) II -10 0.01 10 µA 0 V ≤ VIx ≤ VDDx 9
Tri-state output current per channel (1.8 V) IOZ -10 0.01 10 µA 0 V ≤ VOx ≤ VDDx 9
DISABLE1 input pull-down current (1.8 V) IPD 9 15 µA DISABLE1 = VDDx 9
Quiescent supply current IDD1 (Q), side 1 (1.8 V) IDD1 (Q) 1.4 2.28 mA VI5 = 0 (E0,D0) 9
Quiescent supply current IDD2 (Q), side 2 (1.8 V) IDD2 (Q) 1.73 2.45 mA VI5 = 0 (E0,D0) 9
Quiescent supply current IDD1 (Q), side 1 (1.8 V) IDD1 (Q) 9.6 16.5 mA VI5 = 1 (E0,D0) 9
Quiescent supply current IDD2 (Q), side 2 (1.8 V) IDD2 (Q) 5.6 9.6 mA VI5 = 1 (E0,D0) 9
Common-mode transient immunity /CMH/ (1.8 V) /CMH/ 75 100 kV/µs VIx = VDDx, VCM = 1000 V, transient magnitude = 800 V 10
Common-mode transient immunity /CML/ (1.8 V) /CML/ 75 100 kV/µs VIx = 0 V, VCM = 1000 V, transient magnitude = 800 V 10
Operating temperature range (electrical characteristics range) TA -40 125 °C Min/max specs apply over the recommended operating range 3

CAD (KiCad official)

  • Symbol: ADUM141D0BRZ-RL7
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: adum141d0brz-rl7-etched.step / adum141d0brz-rl7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); adum141d0brz-rl7.step / adum141d0brz-rl7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (27 pp, sha256 190352b604fe3edd, retrieved 2026-10-19, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF