component

ADUM1201BRZ

Public Made by Adom

by adom

Analog Devices Digital Isolators, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentsignal isolation devicesadum1201brzfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 3h ago
viewers adum1201brz: viewers · Ray 3h ago
adum1201brz-etched.glb Publish 0.1.0 · Ray 3h ago
adum1201brz-etched.step adum1201brz: factory component page (tier=lcsc) · Ray 3h ago
adum1201brz-hero.glb adum1201brz: hero GLB from the etched model (keeps the MPN mark) · Ray 3h ago
adum1201brz-hero.overlay.json Publish 0.1.0 · Ray 3h ago
adum1201brz.glb Publish 0.1.0 · Ray 3h ago
adum1201brz.kicad_mod Publish 0.1.0 · Ray 3h ago
adum1201brz.kicad_sym Publish 0.1.0 · Ray 3h ago
adum1201brz.lbr Publish 0.1.0 · Ray 3h ago
adum1201brz.step Publish 0.1.0 · Ray 3h ago
package.json Publish 0.1.0 · Ray 3h ago
page.json Set visibility: public · Ray 3h ago
README.md Publish 0.1.0 · Ray 3h ago

ADUM1201BRZ

Analog Devices · Digital Isolators · SOIC-8

ADUM1201BRZ from Analog Devices, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD1 power_in Supply voltage for isolator side 1, which the datasheet specifies at 2.7 V to 5.5 V (3.0 V to 5.5 V for automotive W grades), relative to GND1.
2 VOA output Logic output A on side 1 of the isolation barrier, with absolute maximum output voltage limits of −0.5 V to VDDO + 0.5 V.
3 VIB input Logic input B on side 1 of the isolation barrier, with absolute maximum input voltage limits of −0.5 V to VDDI + 0.5 V.
4 GND1 power_in Ground reference for isolator side 1.
5 GND2 power_in Ground reference for isolator side 2.
6 VOB output Logic output B on side 2 of the isolation barrier, with absolute maximum output voltage limits of −0.5 V to VDDO + 0.5 V.
7 VIA input Logic input A on side 2 of the isolation barrier, with absolute maximum input voltage limits of −0.5 V to VDDI + 0.5 V.
8 VDD2 power_in Supply voltage for isolator side 2, which the datasheet specifies at 2.7 V to 5.5 V (3.0 V to 5.5 V for automotive W grades), relative to GND2.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package SOIC-8
Category Signal Isolation Devices
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input supply current per channel, quiescent IDDI (Q) 0.5 0.6 mA 5 V operation, 105 C 4
Output supply current per channel, quiescent IDDO (Q) 0.19 0.25 mA 5 V operation, 105 C 4
ADuM1201 VDD1 supply current, DC to 2 Mbps IDD1 (Q) 0.8 1.1 mA DC to 1 MHz logic signal freq. 4
ADuM1201 VDD2 supply current, DC to 2 Mbps IDD2 (Q) 0.8 1.1 mA DC to 1 MHz logic signal freq. 4
ADuM1201 VDD1 supply current, 10 Mbps IDD1 (10) 2.8 3.5 mA 5 MHz logic signal freq. 4
ADuM1201 VDD2 supply current, 10 Mbps IDD2 (10) 2.8 3.5 mA 5 MHz logic signal freq. 4
Input currents IIA, IIB -10 0.01 10 µA 0 V ≤ VIA, VIB ≤ (VDD1 or VDD2) 4
Logic low output voltages VOAL, VOBL 0 0.1 V IOx = 20 µA, VIx = VIxL 4
Logic low output voltages VOAL, VOBL 0.04 0.1 V IOx = 400 µA, VIx = VIxL 4
Logic low output voltages VOAL, VOBL 0.2 0.4 V IOx = 4 mA, VIx = VIxL 4
Minimum pulse width (BR grade, 5 V) PW 100 ns 5
Maximum data rate (BR grade, 5 V) 10 Mbps 5
Propagation delay (BR grade, 5 V) tPHL, tPLH 20 50 ns 5
Pulse width distortion (BR grade, 5 V) PWD 3 ns 5
Propagation delay skew (BR grade, 5 V) tPSK 15 ns 5
Channel-to-channel matching, opposing directional channels (BR grade, 5 V) tPSKOD 15 ns 5
Output rise/fall time 10% to 90% (BR grade, 5 V) tR/tF 2.5 ns 5
Common-mode transient immunity, logic high output /CMH/ 25 35 kV/µs VIx = VDD1 or VDD2, VCM = 1000 V, transient magnitude = 800 V 5
Common-mode transient immunity, logic low output /CML/ 25 35 kV/µs VIx = 0 V, VCM = 1000 V, transient magnitude = 800 V 5
Input supply current per channel, quiescent (3 V) IDDI (Q) 0.26 0.35 mA 3 V operation, 105 C 6
Output supply current per channel, quiescent (3 V) IDDO (Q) 0.11 0.2 mA 3 V operation, 105 C 6
ADuM1201 VDD1 supply current, DC to 2 Mbps (3 V) IDD1 (Q) 0.4 0.8 mA DC to 1 MHz logic signal freq. 6
ADuM1201 VDD2 supply current, DC to 2 Mbps (3 V) IDD2 (Q) 0.4 0.8 mA DC to 1 MHz logic signal freq. 6
ADuM1201 VDD1 supply current, 10 Mbps (3 V) IDD1 (10) 1.5 2.2 mA 5 MHz logic signal freq. 6
ADuM1201 VDD2 supply current, 10 Mbps (3 V) IDD2 (10) 1.5 2.2 mA 5 MHz logic signal freq. 6
Input currents (3 V) IIA, IIB -10 0.01 10 µA 0 V ≤ VIA, VIB ≤ (VDD1 or VDD2) 6
Logic low output voltages (3 V) VOAL, VOBL 0 0.1 V IOx = 20 µA, VIx = VIxL 6
Logic low output voltages (3 V) VOAL, VOBL 0.04 0.1 V IOx = 400 µA, VIx = VIxL 6
Logic low output voltages (3 V) VOAL, VOBL 0.2 0.4 V IOx = 4 mA, VIx = VIxL 6
Minimum pulse width (BR grade, 3 V) PW 100 ns 7
Maximum data rate (BR grade, 3 V) 10 Mbps 7
Propagation delay (BR grade, 3 V) tPHL, tPLH 20 60 ns 7
Pulse width distortion (BR grade, 3 V) PWD 3 ns 7
Propagation delay skew (BR grade, 3 V) tPSK 22 ns 7
Channel-to-channel matching, opposing directional channels (BR grade, 3 V) tPSKOD 22 ns 7
Channel-to-channel matching, codirectional channels (BR grade, 3 V) tPSKCD 3 ns 7
Output rise/fall time 10% to 90% (BR grade, 3 V) tR/tF 3 ns 7
Common-mode transient immunity, logic high output (3 V) /CMH/ 25 35 kV/µs VIx = VDD1 or VDD2, VCM = 1000 V, transient magnitude = 800 V 7
Common-mode transient immunity, logic low output (3 V) /CML/ 25 35 kV/µs VIx = 0 V, VCM = 1000 V, transient magnitude = 800 V 7
ADuM1201 VDD1 supply current, DC to 2 Mbps (5 V/3 V) IDD1 (Q) 0.8 1.1 mA 5 V/3 V operation; DC to 1 MHz logic signal freq. 8
ADuM1201 VDD1 supply current, DC to 2 Mbps (3 V/5 V) IDD1 (Q) 0.4 0.8 mA 3 V/5 V operation; DC to 1 MHz logic signal freq. 8
ADuM1201 VDD2 supply current, DC to 2 Mbps (5 V/3 V) IDD2 (Q) 0.4 0.8 mA 5 V/3 V operation; DC to 1 MHz logic signal freq. 8
ADuM1201 VDD2 supply current, DC to 2 Mbps (3 V/5 V) IDD2 (Q) 0.8 1.1 mA 3 V/5 V operation; DC to 1 MHz logic signal freq. 8
ADuM1201 VDD1 supply current, 10 Mbps (5 V/3 V) IDD1 (10) 2.8 3.5 mA 5 V/3 V operation; 5 MHz logic signal freq. 8
ADuM1201 VDD1 supply current, 10 Mbps (3 V/5 V) IDD1 (10) 1.5 2.2 mA 3 V/5 V operation; 5 MHz logic signal freq. 8
ADuM1201 VDD2 supply current, 10 Mbps (5 V/3 V) IDD2 (10) 1.5 2.2 mA 5 V/3 V operation; 5 MHz logic signal freq. 8
ADuM1201 VDD2 supply current, 10 Mbps (3 V/5 V) IDD2 (10) 2.8 3.5 mA 3 V/5 V operation; 5 MHz logic signal freq. 8
Propagation delay (BR grade, mixed 5 V/3 V and 3 V/5 V) tPHL, tPLH 15 55 ns 9
Output rise/fall time 10% to 90% (BR grade, 5 V/3 V operation) tR/tF 3 ns 5 V/3 V operation 9
Output rise/fall time 10% to 90% (BR grade, 3 V/5 V operation) tR/tF 2.5 ns 3 V/5 V operation 9
Operating temperature (TA), non-W grade TA -40 105 °C Does not apply to W automotive grades (footnote 1) 20
Supply voltages VDD1, VDD2 2.7 5.5 V All voltages relative to the respective ground 20
Input signal rise and fall times 1 ms 20
Storage temperature TST -55 150 °C 21
Ambient operating temperature, non-W grade TA -40 105 °C Does not apply to W automotive grades (footnote 1) 21
Supply voltages VDD1, VDD2 -0.5 7 V All voltages relative to the respective ground 21
Average output current per pin IO -11 11 mA See Figure 3 for derating vs. temperature 21
Common-mode transients CML, CMH -100 100 kV/µs Across the insulation barrier 21
IC junction-to-case thermal resistance, side 1 θJCI 46 °C/W Thermocouple located at center of package underside 19
IC junction-to-case thermal resistance, side 2 θJCO 41 °C/W 19

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
housing pC 2 In accordance with DIN V VDE V 0884-10, each ADuM1200, ADuM1201, ADuM1200W, and ADuM1201W is proof tested by applying an insulation test voltage ≥ 1050 V peak for 1 sec (partial discharge detection 19

CAD (KiCad official)

  • Symbol: ADUM1201BRZ
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: adum1201brz-etched.step / adum1201brz-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); adum1201brz.step / adum1201brz.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (28 pp, sha256 ca1abdac66804cf8, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF