component

ADUM1201ARZ

Public Made by Adom

by adom

Analog Devices Digital Isolators, SOIC-8-150mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentsignal isolation devicesadum1201arzfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers adum1201arz: viewers · Ray 7d ago
adum1201arz-etched.glb Publish 0.1.0 · Ray 7d ago
adum1201arz-etched.step adum1201arz: factory component page (tier=lcsc) · Ray 7d ago
adum1201arz-hero.glb adum1201arz: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
adum1201arz-hero.overlay.json Publish 0.1.0 · Ray 7d ago
adum1201arz.glb Publish 0.1.0 · Ray 7d ago
adum1201arz.kicad_mod Publish 0.1.0 · Ray 7d ago
adum1201arz.kicad_sym Publish 0.1.0 · Ray 7d ago
adum1201arz.lbr Publish 0.1.0 · Ray 7d ago
adum1201arz.step Publish 0.1.0 · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago

ADUM1201ARZ

Analog Devices · Digital Isolators · SOIC-8-150mil

ADUM1201ARZ from Analog Devices, in a SOIC-8-150mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD1 power_in Supply voltage for isolator side 1; the recommended operating range is 2.7 V to 5.5 V relative to GND1.
2 VOA output Logic Output A, which follows the logic input state while both supplies are powered and is Indeterminate when VDD1 is unpowered (Table 18).
3 VIB input Logic Input B, with input voltages limited to -0.5 V to VDDI + 0.5 V per the absolute maximum ratings.
4 GND1 power_in Ground reference for isolator side 1; all side 1 supply and signal voltages are relative to this ground.
5 GND2 power_in Ground reference for isolator side 2; all side 2 supply and signal voltages are relative to this ground.
6 VOB output Logic Output B, which follows the logic input state while both supplies are powered and is Indeterminate when VDD2 is unpowered (Table 18).
7 VIA input Logic Input A, with input voltages limited to -0.5 V to VDDI + 0.5 V per the absolute maximum ratings.
8 VDD2 power_in Supply voltage for isolator side 2; the recommended operating range is 2.7 V to 5.5 V relative to GND2.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package SOIC-8-150mil
Category Signal Isolation Devices
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Supply Current per Channel, Quiescent (5 V, 105°C) IDDI (Q) 0.5 0.6 mA 4
Output Supply Current per Channel, Quiescent (5 V, 105°C) IDDO (Q) 0.19 0.25 mA 4
ADuM1201 Total VDD1 Supply Current, DC to 2 Mbps (5 V, 105°C) IDD1 (Q) 0.8 1.1 mA DC to 1 MHz logic signal freq. 4
ADuM1201 Total VDD2 Supply Current, DC to 2 Mbps (5 V, 105°C) IDD2 (Q) 0.8 1.1 mA DC to 1 MHz logic signal freq. 4
Input Currents (5 V, 105°C) IIA, IIB -10 0.01 10 µA 0 V ≤ VIA, VIB ≤ (VDD1 or VDD2) 4
Logic Low Output Voltages (5 V, 105°C) VOAL, VOBL 0 0.1 V IOx = 20 µA, VIx = VIxL 4
Logic Low Output Voltages (5 V, 105°C) VOAL, VOBL 0.04 0.1 V IOx = 400 µA, VIx = VIxL 4
Logic Low Output Voltages (5 V, 105°C) VOAL, VOBL 0.2 0.4 V IOx = 4 mA, VIx = VIxL 4
Minimum Pulse Width, ADuM1201AR (5 V, 105°C) PW 1000 ns CL = 15 pF, CMOS signal levels 4
Maximum Data Rate, ADuM1201AR (5 V, 105°C) 1 Mbps CL = 15 pF, CMOS signal levels 4
Propagation Delay, ADuM1201AR (5 V, 105°C) tPHL, tPLH 50 150 ns CL = 15 pF, CMOS signal levels 4
Pulse Width Distortion, ADuM1201AR (5 V, 105°C) /tPLH − tPHL/ 40 ns CL = 15 pF, CMOS signal levels 4
Change vs. Temperature, ADuM1201AR (5 V, 105°C) 11 ps/°C CL = 15 pF, CMOS signal levels 4
Propagation Delay Skew, ADuM1201AR (5 V, 105°C) tPSK 100 ns CL = 15 pF, CMOS signal levels 4
Channel-to-Channel Matching, ADuM1201AR (5 V, 105°C) tPSKCD/tPSKOD 50 ns CL = 15 pF, CMOS signal levels 4
Output Rise/Fall Time, ADuM1201AR (5 V, 105°C) tR/tF 10 ns CL = 15 pF, CMOS signal levels 4
Common-Mode Transient Immunity, Logic High Output (5 V, 105°C) /CMH/ 25 35 kV/µs VIx = VDD1 or VDD2, VCM = 1000 V, transient magnitude = 800 V 4
Common-Mode Transient Immunity, Logic Low Output (5 V, 105°C) /CML/ 25 35 kV/µs VIx = 0 V, VCM = 1000 V, transient magnitude = 800 V 4
Refresh Rate (5 V, 105°C) fr 1.2 Mbps 4
Input Dynamic Supply Current per Channel (5 V, 105°C) IDDI (D) 0.19 mA/Mbps 4
Output Dynamic Supply Current per Channel (5 V, 105°C) IDDO (D) 0.05 mA/Mbps 4
Input Supply Current per Channel, Quiescent (3 V, 105°C) IDDI (Q) 0.26 0.35 mA 6
Output Supply Current per Channel, Quiescent (3 V, 105°C) IDDO (Q) 0.11 0.2 mA 6
ADuM1201 Total VDD1 Supply Current, DC to 2 Mbps (3 V, 105°C) IDD1 (Q) 0.4 0.8 mA DC to 1 MHz logic signal freq. 6
ADuM1201 Total VDD2 Supply Current, DC to 2 Mbps (3 V, 105°C) IDD2 (Q) 0.4 0.8 mA DC to 1 MHz logic signal freq. 6
Input Currents (3 V, 105°C) IIA, IIB -10 0.01 10 µA 0 V ≤ VIA, VIB ≤ (VDD1 or VDD2) 6
Logic Low Output Voltages (3 V, 105°C) VOAL, VOBL 0 0.1 V IOx = 20 µA, VIx = VIxL 6
Logic Low Output Voltages (3 V, 105°C) VOAL, VOBL 0.04 0.1 V IOx = 400 µA, VIx = VIxL 6
Logic Low Output Voltages (3 V, 105°C) VOAL, VOBL 0.2 0.4 V IOx = 4 mA, VIx = VIxL 6
Minimum Pulse Width, ADuM1201AR (3 V, 105°C) PW 1000 ns CL = 15 pF, CMOS signal levels 6
Maximum Data Rate, ADuM1201AR (3 V, 105°C) 1 Mbps CL = 15 pF, CMOS signal levels 6
Propagation Delay, ADuM1201AR (3 V, 105°C) tPHL, tPLH 50 150 ns CL = 15 pF, CMOS signal levels 6
Pulse Width Distortion, ADuM1201AR (3 V, 105°C) /tPLH − tPHL/ 40 ns CL = 15 pF, CMOS signal levels 6
Change vs. Temperature, ADuM1201AR (3 V, 105°C) 11 ps/°C CL = 15 pF, CMOS signal levels 6
Propagation Delay Skew, ADuM1201AR (3 V, 105°C) tPSK 100 ns CL = 15 pF, CMOS signal levels 6
Channel-to-Channel Matching, ADuM1201AR (3 V, 105°C) tPSKCD/tPSKOD 50 ns CL = 15 pF, CMOS signal levels 6
Output Rise/Fall Time, ADuM1201AR (3 V, 105°C) tR/tF 10 ns CL = 15 pF, CMOS signal levels 6
Common-Mode Transient Immunity, Logic High Output (3 V, 105°C) /CMH/ 25 35 kV/µs VIx = VDD1 or VDD2, VCM = 1000 V, transient magnitude = 800 V 7
Common-Mode Transient Immunity, Logic Low Output (3 V, 105°C) /CML/ 25 35 kV/µs VIx = 0 V, VCM = 1000 V, transient magnitude = 800 V 7
Refresh Rate (3 V, 105°C) fr 1.1 Mbps 7
Input Dynamic Supply Current per Channel (3 V, 105°C) IDDI (D) 0.1 mA/Mbps 7
Output Dynamic Supply Current per Channel (3 V, 105°C) IDDO (D) 0.03 mA/Mbps 7
Operating Temperature (TA), non-automotive TA -40 105 °C 20
Supply Voltages (VDD1, VDD2) VDD1, VDD2 2.7 5.5 V All voltages relative to respective ground 20
Input Signal Rise and Fall Times 1 ms 20
Storage Temperature TST -55 150 °C 21
Ambient Operating Temperature (non-automotive) TA -40 105 °C 21
Supply Voltages VDD1, VDD2 -0.5 7 V All voltages relative to respective ground 21
Average Output Current per Pin IO -11 11 mA 21
Common-Mode Transients CML, CMH -100 100 kV/µs 21
IC Junction-to-Case Thermal Resistance, Side 1 θJCI 46 °C/W Thermocouple located at center of package underside 19
IC Junction-to-Case Thermal Resistance, Side 2 θJCO 41 °C/W 19

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
housing pC 2 In accordance with DIN V VDE V 0884-10, each ADuM1200, ADuM1201, ADuM1200W, and ADuM1201W is proof tested by applying an insulation test voltage ≥ 1050 V peak for 1 sec (partial discharge detection 19

CAD (KiCad official)

  • Symbol: ADUM1201ARZ
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8-150mil (KiCad packages3D, STEP)
  • 3D model files: adum1201arz-etched.step / adum1201arz-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); adum1201arz.step / adum1201arz.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (28 pp, sha256 33097c562317ed28, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF