component

ADUM1200BRZ

Public Made by Adom

by adom

Analog Devices Digital Isolators, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentsignal isolation devicesadum1200brzfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers adum1200brz: viewers · Ray 7d ago
adum1200brz-etched.glb Publish 0.1.0 · Ray 7d ago
adum1200brz-etched.step adum1200brz: factory component page (tier=lcsc) · Ray 7d ago
adum1200brz-hero.glb adum1200brz: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
adum1200brz-hero.overlay.json Publish 0.1.0 · Ray 7d ago
adum1200brz.glb Publish 0.1.0 · Ray 7d ago
adum1200brz.kicad_mod Publish 0.1.0 · Ray 7d ago
adum1200brz.kicad_sym Publish 0.1.0 · Ray 7d ago
adum1200brz.lbr Publish 0.1.0 · Ray 7d ago
adum1200brz.step Publish 0.1.0 · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago

ADUM1200BRZ

Analog Devices · Digital Isolators · SOIC-8

ADUM1200BRZ from Analog Devices, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD1 power_in Supply Voltage for Isolator Side 1, specified at 2.7 V to 5.5 V relative to GND1 under the recommended operating conditions.
2 VIA input Logic Input A; input voltage must stay within −0.5 V to VDDI + 0.5 V (absolute maximum).
3 VIB input Logic Input B; input voltage must stay within −0.5 V to VDDI + 0.5 V (absolute maximum).
4 GND1 power_in Ground 1, the ground reference for isolator Side 1.
5 GND2 power_in Ground 2, the ground reference for isolator Side 2.
6 VOB output Logic Output B; output voltage must stay within −0.5 V to VDDO + 0.5 V (absolute maximum).
7 VOA output Logic Output A; output voltage must stay within −0.5 V to VDDO + 0.5 V (absolute maximum).
8 VDD2 power_in Supply Voltage for Isolator Side 2, specified at 2.7 V to 5.5 V relative to GND2 under the recommended operating conditions.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package SOIC-8
Category Signal Isolation Devices
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Supply Current per Channel, Quiescent IDDI (Q) 0.5 0.6 mA 4
Output Supply Current per Channel, Quiescent IDDO (Q) 0.19 0.25 mA 4
ADuM1200 VDD1 Supply Current, Quiescent (5 V) IDD1 (Q) 1.1 1.4 mA DC to 1 MHz logic signal freq. 4
ADuM1200 VDD2 Supply Current, Quiescent (5 V) IDD2 (Q) 0.5 0.8 mA DC to 1 MHz logic signal freq. 4
ADuM1200 VDD1 Supply Current, 10 Mbps (5 V) IDD1 (10) 4.3 5.5 mA 5 MHz logic signal freq. 4
ADuM1200 VDD2 Supply Current, 10 Mbps (5 V) IDD2 (10) 1.3 2 mA 5 MHz logic signal freq. 4
Input Currents IIA, IIB -10 0.01 10 µA 0 V ≤ VIA, VIB ≤ (VDD1 or VDD2) 4
Logic Low Output Voltage (5 V, 20 µA) VOAL, VOBL 0 0.1 V IOx = 20 µA, VIx = VIxL 4
Logic Low Output Voltage (5 V, 400 µA) VOAL, VOBL 0.04 0.1 V IOx = 400 µA, VIx = VIxL 4
Logic Low Output Voltage (5 V, 4 mA) VOAL, VOBL 0.2 0.4 V IOx = 4 mA, VIx = VIxL 4
Common-Mode Transient Immunity, Logic High Output (5 V) /CMH/ 25 35 kV/µs VIx = VDD1 or VDD2, VCM = 1000 V, transient magnitude = 800 V 5
Common-Mode Transient Immunity, Logic Low Output (5 V) /CML/ 25 35 kV/µs VIx = 0 V, VCM = 1000 V, transient magnitude = 800 V 5
Minimum Pulse Width (BR, 5 V) PW 100 ns 5
Maximum Data Rate (BR, 5 V) 10 Mbps 5
Propagation Delay (BR, 5 V) tPHL, tPLH 20 50 ns 5
Pulse Width Distortion (BR, 5 V) PWD 3 ns 5
Propagation Delay Skew (BR, 5 V) tPSK 15 ns 5
Channel-to-Channel Matching, Codirectional Channels (BR, 5 V) tPSKCD 3 ns 5
Channel-to-Channel Matching, Opposing Directional Channels (BR, 5 V) tPSKOD 15 ns 5
Output Rise/Fall Time, 10% to 90% (BR, 5 V) tR/tF 2.5 ns 5
Input Supply Current per Channel, Quiescent (3 V) IDDI (Q) 0.26 0.35 mA 6
Output Supply Current per Channel, Quiescent (3 V) IDDO (Q) 0.11 0.2 mA 6
ADuM1200 VDD1 Supply Current, Quiescent (3 V) IDD1 (Q) 0.6 1 mA DC to 1 MHz logic signal freq. 6
ADuM1200 VDD2 Supply Current, Quiescent (3 V) IDD2 (Q) 0.2 0.6 mA DC to 1 MHz logic signal freq. 6
ADuM1200 VDD1 Supply Current, 10 Mbps (3 V) IDD1 (10) 2.2 3.4 mA 5 MHz logic signal freq. 6
ADuM1200 VDD2 Supply Current, 10 Mbps (3 V) IDD2 (10) 0.7 1.1 mA 5 MHz logic signal freq. 6
Input Currents (3 V) IIA, IIB -10 0.01 10 µA 0 V ≤ VIA, VIB ≤ (VDD1 or VDD2) 6
Logic Low Output Voltage (3 V, 20 µA) VOAL, VOBL 0 0.1 V IOx = 20 µA, VIx = VIxL 6
Logic Low Output Voltage (3 V, 400 µA) VOAL, VOBL 0.04 0.1 V IOx = 400 µA, VIx = VIxL 6
Logic Low Output Voltage (3 V, 4 mA) VOAL, VOBL 0.2 0.4 V IOx = 4 mA, VIx = VIxL 6
Common-Mode Transient Immunity, Logic High Output (3 V) /CMH/ 25 35 kV/µs VIx = VDD1 or VDD2, VCM = 1000 V, transient magnitude = 800 V 7
Common-Mode Transient Immunity, Logic Low Output (3 V) /CML/ 25 35 kV/µs VIx = 0 V, VCM = 1000 V, transient magnitude = 800 V 7
Minimum Pulse Width (BR, 3 V) PW 100 ns CL= 15 pF, CMOS signal levels 7
Maximum Data Rate (BR, 3 V) 10 Mbps CL= 15 pF, CMOS signal levels 7
Propagation Delay (BR, 3 V) tPHL, tPLH 20 60 ns CL= 15 pF, CMOS signal levels 7
Pulse Width Distortion (BR, 3 V) PWD 3 ns CL= 15 pF, CMOS signal levels 7
Propagation Delay Skew (BR, 3 V) tPSK 22 ns CL= 15 pF, CMOS signal levels 7
Channel-to-Channel Matching, Codirectional Channels (BR, 3 V) tPSKCD 3 ns CL= 15 pF, CMOS signal levels 7
Channel-to-Channel Matching, Opposing Directional Channels (BR, 3 V) tPSKOD 22 ns CL= 15 pF, CMOS signal levels 7
Output Rise/Fall Time, 10% to 90% (BR, 3 V) tR/tF 3 ns CL= 15 pF, CMOS signal levels 7
ADuM1200 VDD1 Supply Current, Quiescent (5 V/3 V) IDD1 (Q) 1.1 1.4 mA 5 V/3 V Operation, DC to 1 MHz logic signal freq. 8
ADuM1200 VDD1 Supply Current, Quiescent (3 V/5 V) IDD1 (Q) 0.6 1 mA 3 V/5 V Operation, DC to 1 MHz logic signal freq. 8
ADuM1200 VDD2 Supply Current, Quiescent (5 V/3 V) IDD2 (Q) 0.2 0.6 mA 5 V/3 V Operation, DC to 1 MHz logic signal freq. 8
ADuM1200 VDD2 Supply Current, Quiescent (3 V/5 V) IDD2 (Q) 0.5 0.8 mA 3 V/5 V Operation, DC to 1 MHz logic signal freq. 8
ADuM1200 VDD1 Supply Current, 10 Mbps (5 V/3 V) IDD1 (10) 4.3 5.5 mA 5 V/3 V Operation, 5 MHz logic signal freq. 8
ADuM1200 VDD1 Supply Current, 10 Mbps (3 V/5 V) IDD1 (10) 2.2 3.4 mA 3 V/5 V Operation, 5 MHz logic signal freq. 8
ADuM1200 VDD2 Supply Current, 10 Mbps (5 V/3 V) IDD2 (10) 0.7 1.1 mA 5 V/3 V Operation, 5 MHz logic signal freq. 8
ADuM1200 VDD2 Supply Current, 10 Mbps (3 V/5 V) IDD2 (10) 1.3 2 mA 3 V/5 V Operation, 5 MHz logic signal freq. 8
Operating Temperature (TA), commercial grade TA -40 105 °C Footnote 1: does not apply to ADuM1200W/ADuM1201W automotive grade 20
Supply Voltages (VDD1, VDD2), commercial grade VDD1, VDD2 2.7 5.5 V Footnote 1, 3: relative to respective ground 20
Input Signal Rise and Fall Times 1 ms 20
Storage Temperature TST -55 150 °C 21
Ambient Operating Temperature (TA), non-automotive TA -40 105 °C Does not apply to ADuM1200W/ADuM1201W automotive grade (footnote 1) 21
Supply Voltages VDD1, VDD2 -0.5 7 V Relative to respective ground 21
Input Voltages VIA, VIB -0.5 V Max printed as VDDI + 0.5 V (expression); relative to respective ground 21
Output Voltages VOA, VOB -0.5 V Max printed as VDDO + 0.5 V (expression); relative to respective ground 21
Average Output Current per Pin IO -11 11 mA See Figure 3 for derating vs. temperature 21
Common-Mode Transients CML, CMH -100 100 kV/µs Across the insulation barrier 21
IC Junction-to-Case Thermal Resistance, Side 1 θJCI 46 °C/W Thermocouple located at center of package underside 19
IC Junction-to-Case Thermal Resistance, Side 2 θJCO 41 °C/W 19

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
housing pC 2 In accordance with DIN V VDE V 0884-10, each ADuM1200, ADuM1201, ADuM1200W, and ADuM1201W is proof tested by applying an insulation test voltage ≥ 1050 V peak for 1 sec (partial discharge detection 19

CAD (KiCad official)

  • Symbol: ADUM1200BRZ
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: adum1200brz-etched.step / adum1200brz-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); adum1200brz.step / adum1200brz.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (28 pp, sha256 ca1abdac66804cf8, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF