component
ADS8661IPWR
Public Made by Adomby adom
Texas Instruments Analog To Digital Converters (ADC), TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 3h ago |
| viewers | 3h ago |
| ads8661ipwr-etched.glb | 3h ago |
| ads8661ipwr-etched.step | 3h ago |
| ads8661ipwr-hero.glb | 3h ago |
| ads8661ipwr-hero.overlay.json | 3h ago |
| ads8661ipwr.glb | 3h ago |
| ads8661ipwr.kicad_mod | 3h ago |
| ads8661ipwr.kicad_sym | 3h ago |
| ads8661ipwr.lbr | 3h ago |
| ads8661ipwr.step | 3h ago |
| package.json | 3h ago |
| page.json | 3h ago |
| README.md | 3h ago |
| verification.json | 3h ago |
ADS8661IPWR
Texas Instruments · Analog To Digital Converters (ADC) · TSSOP-16
ADS8661IPWR from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | DGND | power_in | Digital ground pin. Decouple with the DVDD pin. |
| 2 | AVDD | power_in | Analog supply pin. Decouple with the AGND pin. |
| 3 | AGND | power_in | Analog ground pin. Decouple with the AVDD pin. |
| 4 | REFIO | bidirectional | Internal reference output and external reference input pin. Decouple with REFGND. |
| 5 | REFGND | power_in | Reference ground pin; short to the analog ground plane. Decouple with the REFIO and REFCAP pins. |
| 6 | REFCAP | output | ADC reference buffer decoupling capacitor pin. Decouple with the REFGND pin. |
| 7 | AIN_P | input | Analog input: positive. Decouple with the AIN_GND pin. |
| 8 | AIN_GND | input | Analog input: negative. Decouple with the AIN_P pin. |
| 9 | RST | input | Active low logic input to reset the device. |
| 10 | SDI | input | Dual function: data input pin for serial communication, which also receives chain data in daisy-chain mode. |
| 11 | CONVST/CS | input | Dual-functionality pin: active high CONVST starts conversion on a rising edge, and active low CS takes control of the data bus while SDO-x go to tri-state when CS is high. |
| 12 | SCLK | input | Serial communication clock input pin for the serial interface; all system-synchronous data transfer protocols are timed with respect to SCLK. |
| 13 | SDO-0 | output | Serial communication data output 0. |
| 14 | ALARM/SDO-1/GPO | output | Multi-function output pin that serves as an active high alarm, data output 1 for serial communication, or general-purpose output. |
| 15 | RVS | output | Multi-function output pin for the serial interface; with CS high it reflects the internal ADCST status, and with CS low its behavior depends on the output protocol selected. |
| 16 | DVDD | power_in | Digital supply pin. Decouple with the DGND pin. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSSOP-16 |
| Category | Data Acquisition |
| Pins | 16 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Analog input voltage AIN_P, AIN_GND to GND | -20 | 20 | V | AVDD = 5 V | 5 | ||
| Analog input voltage AIN_P, AIN_GND to GND | -15 | 15 | V | AVDD = floating | 5 | ||
| AVDD to GND or DVDD to GND | -0.3 | 7 | V | 5 | |||
| REFCAP to REFGND or REFIO to REFGND | -0.3 | 5.7 | V | 5 | |||
| GND to REFGND | -0.3 | 0.3 | V | 5 | |||
| Operating free-air temperature | TA | -40 | 125 | °C | 5 | ||
| Storage temperature | Tstg | -65 | 150 | °C | 5 | ||
| Analog supply voltage | AVDD | 4.75 | 5 | 5.25 | V | 5 | |
| Digital supply voltage | DVDD | 1.65 | 3.3 | V | 5 | ||
| Full-scale input span (AIN_P to AIN_GND) | VIN | -12.288 | 12.288 | V | Input range = ±3 × VREF | 6 | |
| Full-scale input span (AIN_P to AIN_GND) | VIN | -10.24 | 10.24 | V | Input range = ±2.5 × VREF | 6 | |
| Full-scale input span (AIN_P to AIN_GND) | VIN | -6.144 | 6.144 | V | Input range = ±1.5 × VREF | 6 | |
| Full-scale input span (AIN_P to AIN_GND) | VIN | -5.12 | 5.12 | V | Input range = ±1.25 × VREF | 6 | |
| Full-scale input span (AIN_P to AIN_GND) | VIN | -2.56 | 2.56 | V | Input range = ±0.625 × VREF | 6 | |
| Full-scale input span (AIN_P to AIN_GND) | VIN | 0 | 12.288 | V | Input range = 3 × VREF | 6 | |
| Full-scale input span (AIN_P to AIN_GND) | VIN | 0 | 10.24 | V | Input range = 2.5 × VREF | 6 | |
| Full-scale input span (AIN_P to AIN_GND) | VIN | 0 | 6.144 | V | Input range = 1.5 × VREF | 6 | |
| Full-scale input span (AIN_P to AIN_GND) | VIN | 0 | 5.12 | V | Input range = 1.25 × VREF | 6 | |
| AIN_GND operating input range | -0.1 | 0 | 0.1 | V | All input ranges | 6 | |
| Input impedance | RIN | 1.02 | 1.2 | 1.38 | MΩ | At TA = 25°C, Input range = ±3 × VREF | 6 |
| Input impedance | RIN | 0.85 | 1 | 1.15 | MΩ | At TA = 25°C, Input range = ±2.5 × VREF | 6 |
| Input overvoltage protection voltage | VOVP | -20 | 20 | V | AVDD = 5 V, all input ranges | 6 | |
| Input overvoltage protection voltage | VOVP | -15 | 15 | V | AVDD = floating, all input ranges | 6 | |
| Differential nonlinearity | DNL | -0.35 | 0.1 | 0.35 | LSB | All input ranges | 7 |
| Integral nonlinearity | INL | -0.35 | 0.15 | 0.35 | LSB | All input ranges | 7 |
| Offset error, bipolar ranges | EO | -1 | 0.2 | 1 | mV | At TA = 25°C, all bipolar ranges | 7 |
| Offset error, unipolar ranges | EO | -2 | 0.2 | 2 | mV | At TA = 25°C, all unipolar ranges | 7 |
| Offset error drift with temperature | -3 | 0.75 | 3 | ppm/°C | All input ranges | 7 | |
| Gain error | EG | -0.025 | 0.01 | 0.025 | %FSR | At TA = 25°C, all input ranges | 7 |
| Gain error drift with temperature | -5 | 1 | 5 | ppm/°C | All input ranges | 7 | |
| Signal-to-noise ratio | SNR | 73 | 73.5 | dB | All input ranges | 7 | |
| Signal-to-noise + distortion | SINAD | 72.9 | 73.4 | dB | All input ranges | 7 | |
| Internal reference voltage on REFIO pin | VREFIO | 4.095 | 4.096 | 4.097 | V | At TA = 25°C | 7 |
| Reference voltage to the ADC on REFCAP pin | VREFCAP | 4.095 | 4.096 | 4.097 | V | At TA = 25°C | 7 |
| External reference voltage on REFIO | VREFIO_EXT | 4.046 | 4.096 | 4.146 | V | REFIO pin configured as an input | 7 |
| Analog power-supply voltage | AVDD | 4.75 | 5 | 5.25 | V | 8 | |
| Digital power-supply voltage, operating range | DVDD | 1.65 | 3.3 | V | Operating range | 8 | |
| Digital power-supply voltage, supply range for specified performance | DVDD | 2.7 | 3.3 | V | Supply range for specified performance | 8 | |
| Junction-to-ambient thermal resistance | RθJA | 95.7 | °C/W | 5 | |||
| Junction-to-case (top) thermal resistance | RθJC(top) | 29.3 | °C/W | 5 | |||
| Junction-to-board thermal resistance | RθJB | 41.5 | °C/W | 5 | |||
| Junction-to-top characterization parameter | ψJT | 1.5 | °C/W | 5 | |||
| Junction-to-board characterization parameter | ψJB | 40.8 | °C/W | 5 |
CAD (KiCad official)
- Symbol:
ADS8661IPWR - Footprint:
Package_SO:TSSOP-16_4.4x5mm_P0.65mm - 3D model: TSSOP-16 (KiCad packages3D, STEP)
- 3D model files:
ads8661ipwr-etched.step/ads8661ipwr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ads8661ipwr.step/ads8661ipwr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (72 pp, sha256
f743878a6234825a, retrieved 2026-11-05, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).