component

ADS8355IRTER

Public Made by Adom

by adom

Texas Instruments Analog To Digital Converters (ADC), WQFN-16-EP(3x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentdata acquisitionads8355irterfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7h ago
viewers ads8355irter: viewers · Ray 7h ago
ads8355irter-etched.glb ads8355irter: factory component page (tier=lcsc) · Ray 7h ago
ads8355irter-etched.step ads8355irter: factory component page (tier=lcsc) · Ray 7h ago
ads8355irter-hero.glb Publish 0.1.0 · Ray 7h ago
ads8355irter-hero.overlay.json Publish 0.1.0 · Ray 7h ago
ads8355irter.glb Publish 0.1.0 · Ray 7h ago
ads8355irter.kicad_mod Publish 0.1.0 · Ray 7h ago
ads8355irter.kicad_sym Publish 0.1.0 · Ray 7h ago
ads8355irter.lbr Publish 0.1.0 · Ray 7h ago
ads8355irter.step Publish 0.1.0 · Ray 7h ago
package.json Publish 0.1.0 · Ray 7h ago
page.json Set visibility: public · Ray 7h ago
README.md Initial commit: component/ads8355irter · Ray 7h ago

ADS8355IRTER

Texas Instruments · Analog To Digital Converters (ADC) · WQFN-16-EP(3x3)

ADS8355IRTER from Texas Instruments, in a WQFN-16-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 REFIO_A bidirectional Reference voltage input/output for channel A; voltage range REFGND_A - 0.3 V to AVDD + 0.3 V, functions as external reference input or internal reference output per REF_SEL register setting.
2 REFGND_A power_in Reference ground for channel A; must be maintained within GND ± 0.3 V per absolute maximum ratings.
3 REFGND_B power_in Reference ground for channel B; must be maintained within GND ± 0.3 V per absolute maximum ratings.
4 REFIO_B bidirectional Reference voltage input/output for channel B; voltage range REFGND_B - 0.3 V to AVDD + 0.3 V, functions as external reference input or internal reference output per REF_SEL register setting.
5 AINM_B input Negative analog input for channel B; voltage range REFGND_B - 0.3 V to AVDD + 0.3 V, connect to GND for single-ended mode or to FSR/2 for pseudo-differential mode per AINM_SEL register.
6 AINP_B input Positive analog input for channel B; voltage range REFGND_B - 0.3 V to AVDD + 0.3 V with full-scale range 0 to VREF_B (default) or 0 to 2×VREF_B per RANGE_SEL bit.
7 DVDD power_in Digital I/O supply voltage; -0.3 V to 6 V absolute maximum with ±10 mA input current limit per pin.
8 SDI input Serial data input for SPI communication; digital input voltage GND - 0.3 V to DVDD + 0.3 V, sampled on SCLK falling edges.
9 CS input Chip-select signal (active low); digital input voltage GND - 0.3 V to DVDD + 0.3 V, forces SDO pins to tri-state when high and triggers ADC conversion.
10 SCLK input Serial clock input for SPI interface; digital input voltage GND - 0.3 V to DVDD + 0.3 V, clocks data out on falling edges.
11 SDO_A output Serial data output for channel A in dual-SDO mode or both channels sequentially in single-SDO mode; digital tri-state output transitions to high-impedance when CS is high.
12 SDO_B output Serial data output for channel B in dual-SDO mode; digital tri-state output transitions to high-impedance when CS is high, driven low in single-SDO mode.
13 GND power_in Device ground; 0 V reference for all voltage measurements and power return path.
14 AVDD power_in Analog supply voltage for ADC operation; -0.3 V to 6 V absolute maximum, must satisfy 2×VREF_A ≤ AVDD when RANGE_SEL = 1.
15 AINP_A input Positive analog input for channel A; voltage range REFGND_A - 0.3 V to AVDD + 0.3 V with full-scale range 0 to VREF_A (default) or 0 to 2×VREF_A per RANGE_SEL bit.
16 AINM_A input Negative analog input for channel A; voltage range REFGND_A - 0.3 V to AVDD + 0.3 V, connect to GND for single-ended mode or to FSR/2 for pseudo-differential mode per AINM_SEL register.
17 Thermal pad passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WQFN-16-EP(3x3)
Category Data Acquisition
Pins 17

CAD (KiCad official)

  • Symbol: ADS8355IRTER
  • Footprint: Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm
  • 3D model: WQFN-16-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: ads8355irter-etched.step / ads8355irter-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ads8355irter.step / ads8355irter.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (43 pp, sha256 80add76d78296c95, retrieved 2026-10-06, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF