main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 10h ago
viewers ads8320eb-2k5: viewers rendered from the public page · Ray 10h ago
ads8320eb-2k5-etched.glb Publish 0.1.0 · Ray 10h ago
ads8320eb-2k5-etched.step ads8320eb-2k5: factory component page (tier=mfr) · Ray 10h ago
ads8320eb-2k5-hero.glb ads8320eb-2k5: hero GLB from the etched model (keeps the MPN mark) · Ray 10h ago
ads8320eb-2k5-hero.overlay.json Publish 0.1.0 · Ray 10h ago
ads8320eb-2k5.glb Publish 0.1.0 · Ray 10h ago
ads8320eb-2k5.kicad_mod Publish 0.1.0 · Ray 10h ago
ads8320eb-2k5.kicad_sym Publish 0.1.0 · Ray 10h ago
ads8320eb-2k5.lbr Publish 0.1.0 · Ray 10h ago
ads8320eb-2k5.step Publish 0.1.0 · Ray 10h ago
package.json Publish 0.1.0 · Ray 10h ago
page.json Set visibility: public · Ray 10h ago
README.md Publish 0.1.0 · Ray 10h ago
verification.json Verified: Published by the parts factory: tier mfr, 8 pins · Ray 10h ago

ADS8320EB

Texas Instruments · Analog To Digital Converters (ADC) · VSSOP-8

ADS8320EB from Texas Instruments, in a VSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VREF power_in Reference input that sets the analog input range; it must be between 0.5 V and VCC.
2 +In input Noninverting analog input; the +In input must remain within GND - 100 mV to VCC + 100 mV for specified linearity, and the differential input +In - (-In) spans 0 V to VREF.
3 -In input Inverting analog input to be connected to ground or a remote ground sense point; its range is limited to -0.1 V to 1 V (-0.1 V to 0.5 V at a 2.7-V supply).
4 GND power_in Ground reference for the device.
5 CS/SHDN input Chip select when LOW and shutdown mode when HIGH; digital inputs accept logic levels up to 5.5 V regardless of VCC.
6 DOUT output Serial output of the 16-bit conversion result, valid on the falling edge of DCLOCK, swinging 0 V to VCC, and tri-stating after the MSB is repeated once CS is taken HIGH.
7 DCLOCK input Data clock that synchronizes the serial data transfer and determines conversion speed, with an external clock range of 24 kHz to 2.4 MHz and minimum high and low times of 200 ns at VCC of 2.7 V or greater.
8 +VCC power_in Power supply, specified for 2.7 V to 5.25 V (operable from 2 V to 5.25 V) and to be decoupled close to the pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VSSOP-8
Category Data Acquisition
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Absolute input, +In to GND +In -0.3 V 4
Analog input voltage -0.3 V 4
VCC supply voltage VCC 6 V 4
External reference voltage 5.5 V 4
Input current to any pin except supply -10 10 mA 4
Case temperature 100 °C 4
Junction temperature 150 °C 4
Storage temperature Tstg 125 °C 4
Supply voltage, low voltage levels VCC 2.7 3.3 V Low voltage levels 4
Supply voltage, 5-V logic levels VCC 4.75 5 5.25 V 5-V logic levels 4
Reference input voltage VREF 0.5 V 4
Analog input -IN to GND -0.1 0 0.5 V -IN to GND 4
Analog input +IN to GND -0.1 V +IN to GND 4
Analog input differential +IN to -(-IN) 0 V +IN to, (-IN) 4
Operating temperature TA -40 85 °C 4
No missing codes, ADS8320EB, VCC = 5 V 15 Bits 5
Integral linearity error, ADS8320EB, VCC = 5 V -0.012 0.006 0.012 %FSR 5
Offset error, ADS8320EB, VCC = 5 V -1 0.5 1 mV 5
Gain error, ADS8320EB, VCC = 5 V -0.024 0.024 %FSR 5
Gain error temperature drift, VCC = 5 V -0.3 0.3 ppm/°C 5
Total harmonic distortion, ADS8320EB, VCC = 5 V -86 dB VIN = 5 VP-P at 10 kHz 5
SINAD, ADS8320EB, VCC = 5 V 84 dB VIN = 5 VP-P at 10 kHz 5
Spurious-free dynamic range, ADS8320EB, VCC = 5 V 86 dB VIN = 5 VP-P at 10 kHz 5
SNR, ADS8320EB, VCC = 5 V 92 dB 5
Absolute input +In, VCC = 5 V +In -0.1 V 5
Absolute input -In, VCC = 5 V -In -0.1 1 V 5
Logic high input voltage VIH 3 V IIH = 5 µA 6
Logic low input voltage VIL -0.3 0.8 V IIL = 5 µA 6
Logic high output voltage VOH 4 V IOH = -250 µA 6
Logic low output voltage VOL 0.4 V IOL = 250 µA 6
Specified performance supply voltage, VCC = 5 V VCC 4.75 5.25 V 6
Supply voltage operating range, VCC = 5 V VCC 2 5.25 V 6
Quiescent current, VCC = 5 V 900 1700 µA 6
Power dissipation, VCC = 5 V 4.5 8.5 mW 6
Power-down current, VCC = 5 V 0.3 3 µA CS = VCC 6
No missing codes, ADS8320EB, VCC = 2.7 V 15 Bits 6
Integral linearity error, ADS8320EB, VCC = 2.7 V -0.012 0.006 0.012 %FSR 6
Offset error, ADS8320EB, VCC = 2.7 V -1 0.5 1 mV 6
Gain error, ADS8320EB, VCC = 2.7 V -0.024 0.024 %FSR 6
Gain error temperature drift, VCC = 2.7 V -0.3 0.3 ppm/°C 6
Absolute input +In, VCC = 2.7 V +In -0.1 V 6
Absolute input -In, VCC = 2.7 V -In -0.1 0.5 V 6
Total harmonic distortion, ADS8320EB, VCC = 2.7 V -88 dB VIN = 2.7 VP-P at 1 kHz 7
SINAD, ADS8320EB, VCC = 2.7 V 86 dB VIN = 2.7 VP-P at 1 kHz 7
Spurious-free dynamic range, ADS8320EB, VCC = 2.7 V 88 dB VIN = 2.7 VP-P at 1 kHz 7
SNR, ADS8320EB, VCC = 2.7 V 90 dB 7
Reference current drain, VCC = 2.7 V 20 50 µA 7
Logic high input voltage, VCC = 2.7 V VIH 2 V IIH = 5 µA 7
Logic low input voltage, VCC = 2.7 V VIL -0.3 0.8 V IIL = 5 µA 7
Logic high output voltage, VCC = 2.7 V VOH 2.1 V IOH = -250 µA 7
Logic low output voltage, VCC = 2.7 V VOL 0.4 V IOL = 250 µA 7
Specified performance supply voltage, VCC = 2.7 V VCC 2.7 3.3 V 7
Supply voltage operating range, VCC = 2.7 V table VCC 2 5.25 V 7
Quiescent current, VCC = 2.7 V 650 1300 µA 7
Power dissipation, VCC = 2.7 V 1.8 3.8 mW 7
Power-down current, VCC = 2.7 V 0.3 3 µA CS = VCC 7
Junction-to-ambient thermal resistance RθJA 163.1 °C/W DGK (VSSOP) 8-pin 4
Junction-to-case (top) thermal resistance RθJC(top) 56.6 °C/W DGK (VSSOP) 8-pin 4
Junction-to-board thermal resistance RθJB 83.4 °C/W DGK (VSSOP) 8-pin 4

CAD (KiCad official)

  • Symbol: ADS8320EB
  • Footprint: Package_SO:VSSOP-8_3x3mm_P0.65mm
  • 3D model: VSSOP-8, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 1.1 mm tall, datasheet A, max). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions come from the datasheet drawing where it was read and are defaults otherwise (see provenance.model_3d_generated), not the manufacturer's CAD (STEP)
  • 3D model files: ads8320eb-2k5-etched.step / ads8320eb-2k5-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ads8320eb-2k5.step / ads8320eb-2k5.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (33 pp, sha256 588987b04752dc81, retrieved 2026-11-10, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF