component
ADS7844NB
Public Made by Adomby adom
Texas Instruments Analog To Digital Converters (ADCs), SSOP-20-208mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 1d ago |
| viewers | 1d ago |
| ads7844nb-etched.glb | 1d ago |
| ads7844nb-etched.step | 1d ago |
| ads7844nb-hero.glb | 1d ago |
| ads7844nb-hero.overlay.json | 1d ago |
| ads7844nb.glb | 1d ago |
| ads7844nb.kicad_mod | 1d ago |
| ads7844nb.kicad_sym | 1d ago |
| ads7844nb.lbr | 1d ago |
| ads7844nb.step | 1d ago |
| package.json | 1d ago |
| page.json | 1d ago |
| README.md | 1d ago |
| verification.json | 23h ago |
ADS7844NB
Texas Instruments · Analog To Digital Converters (ADCs) · SSOP-20-208mil
ADS7844NB from Texas Instruments, in a SSOP-20-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CH0 | input | Analog input channel 0. |
| 2 | CH1 | input | Analog input channel 1. |
| 3 | CH2 | input | Analog input channel 2. |
| 4 | CH3 | input | Analog input channel 3. |
| 5 | CH4 | input | Analog input channel 4. |
| 6 | CH5 | input | Analog input channel 5. |
| 7 | CH6 | input | Analog input channel 6. |
| 8 | CH7 | input | Analog input channel 7. |
| 9 | COM | input | Ground reference for analog inputs that sets the zero code voltage in single-ended mode and is connected to ground or a ground reference point. |
| 10 | SHDN | input | Shutdown input; when LOW the device enters a very low power shutdown mode. |
| 11 | VREF | power_in | Voltage reference input, with the allowed range given in the Specification Table (0.1V to +VCC). |
| 12 | +VCC | power_in | Power supply, 2.7V to 5V. |
| 13 | GND | power_in | Ground. |
| 14 | GND | power_in | Ground. |
| 15 | DOUT | tri_state | Serial data output, shifted out on the falling edge of DCLK and high impedance when CS is high. |
| 16 | BUSY | tri_state | Busy output that goes low while the DIN control bits are being read and while the device is converting, and is high impedance when CS is high. |
| 17 | DIN | input | Serial data input, latched on the rising edge of DCLK when CS is LOW. |
| 18 | CS | input | Active-low chip select; data is not clocked into DIN unless CS is low, and DOUT is high impedance when CS is high. |
| 19 | DCLK | input | External clock input whose speed sets the conversion rate by fCLK = 16 • fSAMPLE. |
| 20 | +VCC | power_in | Power supply. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SSOP-20-208mil |
| Category | ADC/DAC/Data Conversion |
| Pins | 20 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage specified performance (+5V) | +VCC | 4.75 | 5.25 | V | Specified performance, +5V | 2 | |
| Supply voltage specified performance (+2.7V) | +VCC | 2.7 | 3.6 | V | Specified performance, +2.7V | 3 | |
| Integral Linearity Error | INL | -1 | 1 | LSB | 2 | ||
| Differential Linearity Error | DNL | 0.5 | 1 | LSB | 2 | ||
| Offset Error | -3 | 3 | LSB | 2 | |||
| Gain Error | -3 | 3 | LSB | 2 | |||
| Offset Error Match | 1 | LSB | 2 | ||||
| Gain Error Match | 1 | LSB | 2 | ||||
| Leakage Current | -1 | 1 | µA | 2 | |||
| Absolute input range negative input (+5V) | -0.2 | 1.25 | V | Negative Input, +VCC=+5V | 2 | ||
| Absolute input range positive input (+5V) | -0.2 | 0.2 | V | Positive Input relative to +VCC, +5V | 2 | ||
| Input Current reference (+5V) | 45 | 100 | µA | 2 | |||
| Input Current reference (+2.7V) | 13 | 40 | µA | 3 | |||
| Logic level VIH (+5V) | VIH | 3 | 5.5 | V | /IIH/ ≤ +5µA | 2 | |
| Logic level VIL (+5V) | VIL | -0.3 | 0.8 | V | /IIL/ ≤ +5µA | 2 | |
| Logic level VOH (+5V) | VOH | 3.5 | V | IOH = -250µA | 2 | ||
| Logic level VOL (+5V) | VOL | 0.4 | V | IOL = 250µA | 2 | ||
| Quiescent Current (+5V) | IQ | 550 | 900 | µA | 2 | ||
| Power-Down Mode current (+5V) | 3 | µA | CS = +VCC | 2 | |||
| Quiescent Current (+2.7V) | IQ | 280 | 650 | µA | 3 | ||
| Specified temperature range | TA | -40 | 85 | °C | Specified performance | 2 | |
| Capacitance | 25 | pF | 2 | ||||
| Resolution | 12 | Bits | 2 | ||||
| Power Supply Rejection | 70 | dB | 2 | ||||
| Noise | 30 | µVrms | 2 | ||||
| Full-scale input span (positive minus negative input) | 0 | V | Positive Input - Negative Input, max is VREF | 2 | |||
| Supply voltage absolute maximum (+VCC to GND) | +VCC | -0.3 | 6 | V | 4 | ||
| Digital inputs to GND | -0.3 | 6 | V | 4 | |||
| Power dissipation | PD | 250 | mW | 4 | |||
| Maximum junction temperature | TJ | 150 | °C | 4 | |||
| Operating temperature range | TA | -40 | 85 | °C | 4 | ||
| Storage temperature range | TSTG | -65 | 150 | °C | 4 | ||
| Lead temperature (soldering) | 300 | °C | soldering, 10s | 4 |
CAD (KiCad official)
- Symbol:
ADS7844NB - Footprint:
Package_SO:SSOP-20_5.3x7.2mm_P0.65mm - 3D model: SSOP-20-208mil (KiCad packages3D, STEP)
- 3D model files:
ads7844nb-etched.step/ads7844nb-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ads7844nb.step/ads7844nb.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (24 pp, sha256
d9251b91ea7e95a8, retrieved 2026-11-02, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).