Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

ADS7841E

Texas Instruments · Analog To Digital Converters (ADCs) · SSOP-16-150mil

ADS7841E from Texas Instruments, in a SSOP-16-150mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 +VCC power_in Power supply input, specified for 2.7V to 5V operation.
2 CH0 input Analog input channel 0; analog inputs are rated from -0.3V to +VCC + 0.3V to GND.
3 CH1 input Analog input channel 1; analog inputs are rated from -0.3V to +VCC + 0.3V to GND.
4 CH2 input Analog input channel 2; analog inputs are rated from -0.3V to +VCC + 0.3V to GND.
5 CH3 input Analog input channel 3; analog inputs are rated from -0.3V to +VCC + 0.3V to GND.
6 COM passive Ground reference for the analog inputs that sets the zero-code voltage in single-ended mode; connect to ground or a ground reference point.
7 SHDN input Shutdown input; when LOW the device enters a very low power shutdown mode.
8 VREF power_in Voltage reference input for the converter.
9 +VCC power_in Power supply input (second VCC pin, internally the same supply as pin 1), specified for 2.7V to 5V operation.
10 GND power_in Ground connection for the device; the datasheet recommends a clean ground point.
11 MODE input Conversion mode select; when LOW the device always performs 12-bit conversions, and when HIGH the resolution is set by the MODE bit in the CONTROL byte.
12 DOUT tri_state Serial data output shifted on the falling edge of DCLK; high impedance when CS is HIGH.
13 BUSY tri_state Busy output; high impedance when CS is HIGH.
14 DIN input Serial data input; data is latched on the rising edge of DCLK while CS is LOW.
15 CS input Chip select input that controls conversion timing and enables the serial input/output register.
16 DCLK input External clock input that runs the SAR conversion process and synchronizes serial data I/O.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SSOP-16-150mil
Category ADC/DAC/Data Conversion
Pins 16

CAD (KiCad official)

  • Symbol: ADS7841E
  • Footprint: Package_SO:SSOP-16_5.3x6.2mm_P0.65mm
  • 3D model: SSOP-16-150mil (KiCad packages3D, STEP)
  • 3D model files: ads7841e-etched.step / ads7841e-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ads7841e.step / ads7841e.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (20 pp, sha256 0f709a0197a2bfff, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF