component

ADS131E08SPAG

Public Made by Adom

by adom

Texas Instruments Analog To Digital Converters (ADCs), TQFP-64(10x10). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentadc-dac-data conversionads131e08spagfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers ads131e08spag: viewers · Ray 5d ago
ads131e08spag-etched.glb Publish 0.1.0 · Ray 5d ago
ads131e08spag-etched.step ads131e08spag: factory component page (tier=mfr) · Ray 5d ago
ads131e08spag-hero.glb ads131e08spag: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
ads131e08spag-hero.overlay.json Publish 0.1.0 · Ray 5d ago
ads131e08spag.glb Publish 0.1.0 · Ray 5d ago
ads131e08spag.kicad_mod Publish 0.1.0 · Ray 5d ago
ads131e08spag.kicad_sym Publish 0.1.0 · Ray 5d ago
ads131e08spag.lbr Publish 0.1.0 · Ray 5d ago
ads131e08spag.step Publish 0.1.0 · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago

ADS131E08SPAG

Texas Instruments · Analog To Digital Converters (ADCs) · TQFP-64(10x10)

ADS131E08SPAG from Texas Instruments, in a TQFP-64(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN8N input Negative analog input 8; connect to AVDD if unused or powered down.
2 IN8P input Positive analog input 8; connect to AVDD if unused or powered down.
3 IN7N input Negative analog input 7; connect to AVDD if unused or powered down.
4 IN7P input Positive analog input 7; connect to AVDD if unused or powered down.
5 IN6N input Negative analog input 6; connect to AVDD if unused or powered down.
6 IN6P input Positive analog input 6; connect to AVDD if unused or powered down.
7 IN5N input Negative analog input 5; connect to AVDD if unused or powered down.
8 IN5P input Positive analog input 5; connect to AVDD if unused or powered down.
9 IN4N input Negative analog input 4; connect to AVDD if unused or powered down.
10 IN4P input Positive analog input 4; connect to AVDD if unused or powered down.
11 IN3N input Negative analog input 3; connect to AVDD if unused or powered down.
12 IN3P input Positive analog input 3; connect to AVDD if unused or powered down.
13 IN2N input Negative analog input 2; connect to AVDD if unused or powered down.
14 IN2P input Positive analog input 2; connect to AVDD if unused or powered down.
15 IN1N input Negative analog input 1; connect to AVDD if unused or powered down.
16 IN1P input Positive analog input 1; connect to AVDD if unused or powered down.
17 TESTP bidirectional Test signal, positive pin; connect to DGND with a 10-kΩ resistor if unused.
18 TESTN bidirectional Test signal, negative pin; connect to DGND with a 10-kΩ resistor if unused.
19 AVDD power_in Analog supply; decouple each AVDD pin to AVSS with a 1-µF capacitor.
20 AVSS power_in Analog ground.
21 AVDD power_in Analog supply; decouple each AVDD pin to AVSS with a 1-µF capacitor.
22 AVDD power_in Analog supply; decouple each AVDD pin to AVSS with a 1-µF capacitor.
23 AVSS power_in Analog ground.
24 VREFP output Positive reference voltage output; connect a 330-nF capacitor to VREFN.
25 VREFN input Negative reference voltage; connect to AVSS.
26 VCAP4 output Analog bypass capacitor; connect a 270-nF capacitor to AVSS.
27 NC unconnected No connection, leave floating; can be connected to AVDD or AVSS with a 10-kΩ or higher resistor.
28 VCAP1 output Analog bypass capacitor; connect a 470-pF capacitor to AVSS.
29 NC unconnected No connection, leave floating; can be connected to AVDD or AVSS with a 10-kΩ or higher resistor.
30 VCAP2 output Analog bypass capacitor; connect a 270-nF capacitor to AVSS.
31 RESV1 input Reserved for future use; must tie to logic low; connect to DGND.
32 AVSS power_in Analog ground.
33 DGND power_in Digital ground.
34 DIN input SPI data input.
35 PWDN input Power-down; active low.
36 RESET input System reset; active low.
37 CLK input Master clock input; connect to DGND if unused.
38 START input Start conversion.
39 CS input Serial peripheral interface (SPI) chip select; active low.
40 SCLK input SPI clock.
41 DAISY_IN input Daisy-chain input; connect to DGND if unused.
42 GPIO1 bidirectional General-purpose input/output pin 1; connect to DGND with a 10-kΩ resistor if unused.
43 DOUT output SPI data output.
44 GPIO2 bidirectional General-purpose input/output pin 2; connect to DGND with a 10-kΩ resistor if unused.
45 GPIO3 bidirectional General-purpose input/output pin 3; connect to DGND with a 10-kΩ resistor if unused.
46 GPIO4 bidirectional General-purpose input/output pin 4; connect to DGND with a 10-kΩ resistor if unused.
47 DRDY output Data ready; active low; connect to DGND with a 10-kΩ resistor if unused.
48 DVDD power_in Digital power supply; decouple each DVDD pin to DGND with a 1-µF capacitor.
49 DGND power_in Digital ground.
50 DVDD power_in Digital power supply; decouple each DVDD pin to DGND with a 1-µF capacitor.
51 DGND power_in Digital ground.
52 CLKSEL input Master clock select.
53 AVSS1 power_in Charge pump analog ground; decouple AVDD1 to AVSS1 with a 1-µF capacitor.
54 AVDD1 power_in Charge pump analog supply; decouple AVDD1 to AVSS1 with a 1-µF capacitor.
55 VCAP3 output Analog bypass capacitor; connect a 270-nF capacitor to AVSS.
56 AVDD power_in Analog supply; decouple each AVDD pin to AVSS with a 1-µF capacitor.
57 AVSS power_in Analog ground.
58 AVSS power_in Analog ground.
59 AVDD power_in Analog supply; decouple each AVDD pin to AVSS with a 1-µF capacitor.
60 OPAMPP input Op amp noninverting input; leave floating if unused and power-down the op amp.
61 OPAMPN input Op amp inverting input; leave floating if unused and power-down the op amp.
62 NC unconnected No connection, leave floating; can be connected to AVDD or AVSS with a 10-kΩ or higher resistor.
63 OPAMPOUT output Op amp output; leave floating if unused and power-down the op amp.
64 NC unconnected No connection, leave floating; can be connected to AVDD or AVSS with a 10-kΩ or higher resistor.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TQFP-64(10x10)
Category ADC/DAC/Data Conversion
Pins 64

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
AVDD to AVSS -0.3 5.5 V 6
DVDD to DGND -0.3 3.9 V 6
AVSS to DGND -3 0.2 V 6
Continuous input current to any pin except supply pins -10 10 mA 6
Junction temperature TJ -40 150 °C 6
Storage temperature Tstg -60 150 °C 6
Analog power supply, AVDD to AVSS AVDD 2.7 5 5.25 V AVDD to AVSS 7
Digital power supply, DVDD to DGND DVDD 1.7 1.8 3.6 V DVDD to DGND 7
Analog to digital supply, AVDD to DVDD -2.1 3.6 V AVDD to DVDD 7
Master clock rate fCLK fCLK 1.7 2.048 2.25 MHz CLKSEL pin = 0, (AVDD, AVSS) = 3 V 7
Master clock rate fCLK fCLK 1 2.048 2.25 MHz CLKSEL pin = 0, (AVDD, AVSS) = 5 V 7
Operating ambient temperature TA -40 105 °C 7
Data rate DR 1 4 64 kSPS fCLK = 2.048 MHz 8
Offset error EO -100 -450 -800 µV Gain = 1 8
Offset error drift 0.2 2.5 µV/°C 8
Common-mode rejection ratio CMRR -110 dB fCM = 50 Hz or 60 Hz 8
Crosstalk -125 -113 dB fIN = 50 Hz or 60 Hz 8
Internal VREF output voltage VREF 3.88 4 4.12 V TA = 25°C, VREF = 4 V, VREF_4V = 1 8
Internal VREF accuracy -0.2 0.2 % TA = 25°C 8
Internal oscillator accuracy -1 1 % TA = 25°C 8
Internal oscillator accuracy -3 3 % -40°C ≤ TA ≤ +105°C 8
Input current IIN -10 10 µA 0 V < VDigital_Input < DVDD 9
Power dissipation, normal mode 29.7 32.9 mW Normal mode, AVDD, AVSS = 5 V 9
Comparator threshold accuracy -30 30 mV 9
Self-test signal accuracy -2 2 % 9
Junction-to-ambient thermal resistance RθJA 46.2 °C/W 7
Junction-to-case (top) thermal resistance RθJC(top) 5.8 °C/W 7
Junction-to-board thermal resistance RθJB 19.6 °C/W 7
Junction-to-top characterization parameter ψJT 0.2 °C/W 7
Junction-to-board characterization parameter ψJB 19.2 °C/W 7

CAD (KiCad official)

  • Symbol: ADS131E08SPAG
  • Footprint: Package_QFP:TQFP-64_10x10mm_P0.5mm
  • 3D model: TQFP-64(10x10) (KiCad packages3D, STEP)
  • 3D model files: ads131e08spag-etched.step / ads131e08spag-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ads131e08spag.step / ads131e08spag.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (70 pp, sha256 78a151355bcb8ddb, retrieved 2026-10-28, tier: manufacturer)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF