component

ADS125H01IRHBR

Public Made by Adom

by adom

Texas Instruments Analog To Digital Converters (ADC), VQFN-32(5x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentdata acquisitionads125h01irhbrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

ADS125H01IRHBR

Texas Instruments · Analog To Digital Converters (ADC) · VQFN-32(5x5)

ADS125H01IRHBR from Texas Instruments, in a VQFN-32(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 REFP input Positive reference input for ADC reference voltage.
2 CAPP output PGA output P; connect a 1-nF C0G dielectric capacitor from CAPP to CAPN.
3 CAPN output PGA output N; connect a 1-nF C0G dielectric capacitor from CAPP to CAPN.
4 AVDD power_in Low-voltage analog power supply, 4.75V to 5.25V.
5 AGND power_in Analog ground; connect to the ADC ground plane.
6 NC unconnected No connection; electrically float or tie to AGND.
7 RESET input Reset input, active low; minimum pulse width of four fCLK cycles.
8 START input Conversion start input, active high; initiates single or continuous conversions.
9 CS2 input Serial interface chip-select 2 for PGA communication; active low.
10 CS1 input Serial interface chip-select 1 for ADC communication; active low.
11 SCLK input Serial interface shift clock; minimum period 97 ns.
12 DIN input Serial interface data input; data latched on SCLK falling edge with setup time 25 ns.
13 DRDY output Data ready output, active low; indicates when conversion data are ready to be read.
14 DOUT/DRDY tri_state Serial interface data output or data-ready output, active low; high-impedance state when both chip-selects are high.
15 BYPASS power_out 2-V subregulator output; connect a 1-µF capacitor to DGND for bypass filter.
16 DGND power_in Digital ground; connect to the ADC ground plane.
17 DVDD power_in Digital power supply, 2.7V to 5.25V.
18 CLKIN input External clock input; connect to DGND for internal oscillator operation or apply clock at 7.3728 MHz (2.5-25.6 kSPS) or 10.24 MHz (40 kSPS).
19 HV_AVSS power_in High-voltage negative analog power supply, -5V to -18V (bipolar mode) or 0V (unipolar mode).
20 HV_AVDD power_in High-voltage positive analog power supply, +5V to +18V (bipolar mode) or 10V to 36V (unipolar mode).
21 NC unconnected No connection; electrically float or tie to AGND.
22 NC unconnected No connection; electrically float or tie to AGND.
23 NC unconnected No connection; electrically float or tie to AGND.
24 NC unconnected No connection; electrically float or tie to AGND.
25 NC unconnected No connection; electrically float or tie to AGND.
26 AINN input Negative analog input; accepts ±20V differential input voltage with proper gain setting.
27 AINP input Positive analog input; accepts ±20V differential input voltage with proper gain setting.
28 NC unconnected No connection; electrically float or tie to AGND.
29 NC unconnected No connection; electrically float or tie to AGND.
30 NC unconnected No connection; electrically float or tie to AGND.
31 NC unconnected No connection; electrically float or tie to AGND.
32 REFN input Negative reference input for ADC reference voltage.
33 Thermal Pad power_in Exposed thermal pad; connect to DGND for thermal and mechanical performance.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-32(5x5)
Category Data Acquisition
Pins 33

CAD (KiCad official)

  • Symbol: ADS125H01IRHBR
  • Footprint: Package_DFN_QFN:QFN-32-1EP_5x5mm_P0.5mm_EP3.3x3.3mm
  • 3D model: VQFN-32(5x5) (KiCad packages3D, STEP)
  • 3D model files: ads125h01irhbr-etched.step / ads125h01irhbr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ads125h01irhbr.step / ads125h01irhbr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (72 pp, sha256 2be9bad5373b9508, retrieved 2026-09-23, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF