component

ADS1259IPW

Public Made by Adom

by adom

Texas Instruments Analog To Digital Converters (ADC), TSSOP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentdata acquisitionads1259ipwfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 13h ago
viewers ads1259ipw: viewers · Ray 13h ago
ads1259ipw-etched.glb ads1259ipw: factory component page (tier=lcsc) · Ray 13h ago
ads1259ipw-etched.step ads1259ipw: factory component page (tier=lcsc) · Ray 13h ago
ads1259ipw-hero.glb Publish 0.1.0 · Ray 13h ago
ads1259ipw-hero.overlay.json Publish 0.1.0 · Ray 13h ago
ads1259ipw.glb Publish 0.1.0 · Ray 13h ago
ads1259ipw.kicad_mod Publish 0.1.0 · Ray 13h ago
ads1259ipw.kicad_sym Publish 0.1.0 · Ray 13h ago
ads1259ipw.lbr Publish 0.1.0 · Ray 13h ago
ads1259ipw.step Publish 0.1.0 · Ray 13h ago
package.json Publish 0.1.0 · Ray 13h ago
page.json Set visibility: public · Ray 13h ago
README.md Initial commit: component/ads1259ipw · Ray 13h ago

ADS1259IPW

Texas Instruments · Analog To Digital Converters (ADC) · TSSOP-20

ADS1259IPW from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 AINP input Positive analog input
2 AINN input Negative analog input
3 RESET/PWDN input Reset/Power-Down control; active low; hold low for power-down
4 START input Start conversions; active high
5 SYNCOUT output Sync clock output at fCLK/8
6 CS input SPI chip-select; active low
7 SCLK input SPI serial clock input; period 1.8 tCLK minimum
8 DIN input SPI serial data input; setup time 35 ns before SCLK falling edge
9 DOUT tri_state SPI serial data output; tri-state when CS high; propagation delay 60 ns
10 DRDY output Data ready output; active low
11 XTAL1/CLKIN input External clock input or external crystal connection; 0.1 to 8 MHz for crystal operation
12 XTAL2 input External crystal connection or no connection
13 BYPASS passive Core voltage bypass capacitor connection
14 DGND power_in Digital ground reference
15 DVDD power_in Digital power supply; range 2.7V to 5.25V
16 REFOUT output Positive reference voltage output; 2.5V
17 VREFP input Positive reference input; internal 2.5V reference or external reference
18 VREFN input Negative reference input
19 AVSS power_in Negative analog power supply and negative reference output
20 AVDD power_in Positive analog power supply; +5V or ±2.5V configuration

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-20
Category Data Acquisition
Pins 20

CAD (KiCad official)

  • Symbol: ADS1259IPW
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: ads1259ipw-etched.step / ads1259ipw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ads1259ipw.step / ads1259ipw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (51 pp, sha256 92901308b988fecf, retrieved 2026-10-05, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF