main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 22d ago
viewers ads1253e: viewers · Ray 22d ago
ads1253e-etched.glb ads1253e: factory component page (tier=lcsc) · Ray 22d ago
ads1253e-etched.step ads1253e: factory component page (tier=lcsc) · Ray 22d ago
ads1253e-hero.glb ads1253e: hero GLB from the etched model (keeps the MPN mark) · Ray 22d ago
ads1253e-hero.overlay.json Publish 0.1.0 · Ray 22d ago
ads1253e.glb Publish 0.1.0 · Ray 22d ago
ads1253e.kicad_mod Publish 0.1.0 · Ray 22d ago
ads1253e.kicad_sym Publish 0.1.0 · Ray 22d ago
ads1253e.lbr Publish 0.1.0 · Ray 22d ago
ads1253e.step Publish 0.1.0 · Ray 22d ago
package.json Publish 0.1.0 · Ray 22d ago
page.json Set visibility: public · Ray 22d ago
README.md Publish 0.1.0 · Ray 22d ago

ADS1253E

Texas Instruments · Analog To Digital Converters (ADCs) · SSOP-16-150mil

ADS1253E from Texas Instruments, in a SSOP-16-150mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CH1+ input Positive input of the differential analog input pair for channel 1.
2 CH1- input Negative input of the differential analog input pair for channel 1.
3 CH2+ input Positive input of the differential analog input pair for channel 2.
4 CH2- input Negative input of the differential analog input pair for channel 2.
5 CH3+ input Positive input of the differential analog input pair for channel 3.
6 CH3- input Negative input of the differential analog input pair for channel 3.
7 +VDD power_in Power supply input at +5V, with the operating range stated as 4.75 V to 5.25 V.
8 CLK input System clock input in CMOS-compatible form with Schmitt-trigger input and 0.6 V hysteresis; the datasheet lists the system clock at 8 MHz.
9 DOUT/DRDY output Serial data output and data-ready flag; it signals a new output word is available and shifts out data on SCLK.
10 SCLK input Serial clock input in CMOS-compatible form with Schmitt-trigger input, normally LOW, where holding it HIGH starts a modulator reset or enters power-down.
11 CHSEL1 input Digital Schmitt-trigger input used with CHSEL0 to select the analog input channel.
12 CHSEL0 input Digital Schmitt-trigger input used with CHSEL1 to select the analog input channel.
13 GND power_in Ground reference for the device.
14 VREF power_in Reference voltage input that sets the converter full-scale range.
15 CH4- input Negative input of the differential analog input pair for channel 4.
16 CH4+ input Positive input of the differential analog input pair for channel 4.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SSOP-16-150mil
Category ADC/DAC/Data Conversion
Pins 16

CAD (KiCad official)

  • Symbol: ADS1253E
  • Footprint: Package_SO:SSOP-16_5.3x6.2mm_P0.65mm
  • 3D model: SSOP-16-150mil (KiCad packages3D, STEP)
  • 3D model files: ads1253e-etched.step / ads1253e-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ads1253e.step / ads1253e.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (25 pp, sha256 4fe764b0e6776df8, retrieved 2026-10-12, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF