component

ADS124S08IRHBR

Public Made by Adom

by adom

Texas Instruments Analog To Digital Converters (ADC), VQFN-32-EP(5x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentdata acquisitionads124s08irhbrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

ADS124S08IRHBR

Texas Instruments · Analog To Digital Converters (ADC) · VQFN-32-EP(5x5)

ADS124S08IRHBR from Texas Instruments, in a VQFN-32-EP(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 AINCOM input Common analog input reference for single-ended measurements.
2 AIN5 input Analog input 5.
3 AIN4 input Analog input 4.
4 AIN3 input Analog input 3.
5 AIN2 input Analog input 2.
6 AIN1 input Analog input 1.
7 AIN0 input Analog input 0.
8 START/SYNC input Digital input to start conversion on rising edge or synchronize conversion timing.
9 CS input Chip select; active low input that enables the serial interface for communication.
10 DIN input Serial data input; latches data on falling SCLK edge to send commands and register data to device.
11 SCLK input Serial clock input; data latched on falling edge and shifted out on rising edge.
12 DOUT/DRDY tri_state Serial data output combined with data ready signal; active low and goes to high-impedance when CS is high.
13 DRDY output Data ready output; transitions low to indicate when conversion data are ready for retrieval.
14 DGND power_in Digital ground.
15 IOVDD power_in Digital I/O power supply (2.7 V to 3.6 V); connect 100-nF or larger capacitor to DGND.
16 DVDD power_in Digital core power supply (2.7 V to 3.6 V); connect 100-nF or larger capacitor to DGND.
17 CLK input External clock input; connect to DGND to use internal 4.096-MHz oscillator.
18 RESET input Reset input; active low.
19 GPIO3/AIN11 bidirectional General-purpose input/output or analog input 11 (ADS124S08 only); configure as analog input or GPIO via CON[3] bit in GPIO Configuration Register.
20 GPIO2/AIN10 bidirectional General-purpose input/output or analog input 10 (ADS124S08 only); configure as analog input or GPIO via CON[2] bit in GPIO Configuration Register.
21 GPIO1/AIN9 bidirectional General-purpose input/output or analog input 9 (ADS124S08 only); configure as analog input or GPIO via CON[1] bit in GPIO Configuration Register.
22 GPIO0/AIN8 bidirectional General-purpose input/output or analog input 8 (ADS124S08 only); configure as analog input or GPIO via CON[0] bit in GPIO Configuration Register.
23 REFOUT output Positive voltage reference output; connect 1-µF to 47-µF capacitor to REFCOM if internal voltage reference is enabled.
24 REFCOM output Negative voltage reference output; connect to AVSS.
25 NC unconnected Not connected; leave unconnected or connect to AVSS.
26 AVDD power_in Positive analog power supply (2.7 V to 5.25 V); connect 330-nF or larger capacitor to AVSS.
27 AVSS power_in Negative analog power supply (ground).
28 AVSS-SW power_in Negative analog power supply low-side switch; connect to AVSS.
29 REFN0 input Negative external reference input 0; reference return for first external reference selection.
30 REFP0 input Positive external reference input 0; reference input for first external reference selection.
31 REFN1/AIN7 input Negative external reference input 1 or analog input 7 (ADS124S08 only); reference return for second external reference selection.
32 REFP1/AIN6 input Positive external reference input 1 or analog input 6 (ADS124S08 only); reference input for second external reference selection.
33 PAD passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-32-EP(5x5)
Category Data Acquisition
Pins 33

CAD (KiCad official)

  • Symbol: ADS124S08IRHBR
  • Footprint: Package_DFN_QFN:QFN-32-1EP_5x5mm_P0.5mm_EP3.3x3.3mm
  • 3D model: VQFN-32-EP(5x5) (KiCad packages3D, STEP)
  • 3D model files: ads124s08irhbr-etched.step / ads124s08irhbr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ads124s08irhbr.step / ads124s08irhbr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (115 pp, sha256 62eb7595c22ca2ef, retrieved 2026-10-06, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF