main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 15h ago
viewers ads1219irtet: viewers rendered from the public page · Ray 15h ago
ads1219irtet-etched.glb Publish 0.1.0 · Ray 15h ago
ads1219irtet-etched.step ads1219irtet: factory component page (tier=mfr) · Ray 15h ago
ads1219irtet-hero.glb ads1219irtet: hero GLB from the etched model (keeps the MPN mark) · Ray 15h ago
ads1219irtet-hero.overlay.json Publish 0.1.0 · Ray 15h ago
ads1219irtet.glb Publish 0.1.0 · Ray 15h ago
ads1219irtet.kicad_mod Publish 0.1.0 · Ray 15h ago
ads1219irtet.kicad_sym Publish 0.1.0 · Ray 15h ago
ads1219irtet.lbr Publish 0.1.0 · Ray 15h ago
ads1219irtet.step Publish 0.1.0 · Ray 15h ago
package.json Publish 0.1.0 · Ray 15h ago
page.json Set visibility: public · Ray 15h ago
README.md Publish 0.1.0 · Ray 15h ago
verification.json Verified: Published by the parts factory: tier mfr, 17 pins · Ray 15h ago

ADS1219IRTET

Texas Instruments · Analog To Digital Converters (ADC) · WQFN-16-EP(3x3)

ADS1219IRTET from Texas Instruments, in a WQFN-16-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RESET input Active-low device reset; the RESET input is limited to DGND to DVDD, with VIH of 0.7·DVDD minimum, and must be tied to DVDD if unused.
2 DGND power_in Digital ground for the DVDD supply, which must be decoupled with a 100-nF or larger capacitor to DGND.
3 AGND power_in Negative analog power supply; AVDD to AGND is specified at 2.3 V to 5.5 V and AGND to DGND at -0.1 V to 0.1 V.
4 AIN3 input Analog input 3; absolute input voltage must stay between AGND - 0.1 V and AVDD + 0.1 V for gain of 1 and 4.
5 AIN2 input Analog input 2; absolute input voltage must stay between AGND - 0.1 V and AVDD + 0.1 V for gain of 1 and 4.
6 REFN input Negative reference input; V(REFN) must be between AGND - 0.1 V and V(REFP) - 0.75 V.
7 REFP input Positive reference input; V(REFP) must be between V(REFN) + 0.75 V and AVDD + 0.1 V.
8 AIN1 input Analog input 1; absolute input voltage must stay between AGND - 0.1 V and AVDD + 0.1 V for gain of 1 and 4.
9 AIN0 input Analog input 0; absolute input voltage must stay between AGND - 0.1 V and AVDD + 0.1 V for gain of 1 and 4.
10 AVDD power_in Positive analog power supply, specified at 2.3 V to 5.5 V; connect a 100-nF (or larger) capacitor to AGND.
11 DVDD power_in Positive digital power supply, specified at 2.3 V to 5.5 V; connect a 100-nF (or larger) capacitor to DGND.
12 DRDY output Open-drain data-ready output, active low; connect to DVDD using a pullup resistor and absolute digital input limit is DGND - 0.3 V to 7 V.
13 SDA bidirectional Serial data input and output for the I2C bus; connect to DVDD using a pullup resistor.
14 SCL input Serial clock input for the I2C bus; connect to DVDD using a pullup resistor.
15 A0 input I2C slave address select pin 0, which can be tied to DGND, DVDD, SDA, or SCL to select one of 16 addresses.
16 A1 input I2C slave address select pin 1, which can be tied to DGND, DVDD, SDA, or SCL to select one of 16 addresses.
17 Thermal pad passive Exposed thermal power pad that must be connected to AGND and soldered to the PCB for thermal and mechanical performance.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WQFN-16-EP(3x3)
Category Data Acquisition
Pins 17

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Power-supply voltage AVDD to AGND -0.3 7 V 4
Power-supply voltage DVDD to DGND -0.3 7 V 4
AGND to DGND -2.8 0.3 V 4
Digital input voltage SCL, SDA, A0, A1, DRDY 7 V 4
Input current, continuous, any pin except power-supply pins -10 10 mA Continuous 4
Junction temperature TJ 150 °C 4
Storage temperature Tstg -60 150 °C 4
Analog power supply AVDD to AGND 2.3 5.5 V 4
AGND to DGND -0.1 0 0.1 V 4
Digital power supply DVDD to DGND 2.3 5.5 V 4
Differential reference input voltage VREF 0.75 V VREF = V(REFP), V(REFN) 4
Digital input voltage SCL, SDA, A0, A1, DRDY 5.5 V 3.0 V ≤ DVDD ≤ 5.5 V 4
Operating ambient temperature TA -40 125 °C 4
Absolute input current -5 5 nA VIN = 0 V 5
Differential input current -5 5 nA VCM = AVDD / 2, -VREF / Gain ≤ VIN ≤ VREF / Gain 5
Integral nonlinearity INL -15 4 15 ppmFSR AVDD = 3.3 V, VCM = AVDD / 2, best fit 5
Input offset voltage VIO -4 4 µV Differential inputs 5
Offset drift vs temperature 0.02 0.1 µV/°C 5
Gain error -0.01 0.01 % Excluding error of voltage reference 5
Gain drift vs temperature 0.3 2 ppm/°C Excluding error of voltage reference 5
Normal-mode rejection ratio, 50 Hz NMRR 78 88 dB 50 Hz ±1 Hz, DR = 20 SPS 5
Normal-mode rejection ratio, 60 Hz NMRR 80 88 dB 60 Hz ±1 Hz, DR = 20 SPS 5
Common-mode rejection ratio, DC CMRR 90 105 dB At dc, gain = 1, AVDD = 3.3 V 5
Common-mode rejection ratio, 50 Hz or 60 Hz CMRR 105 115 dB fCM = 50 Hz or 60 Hz, DR = 20 SPS, AVDD = 3.3 V 5
Power-supply rejection ratio, AVDD PSRR 85 105 dB AVDD at dc, VCM = AVDD / 2 5
Power-supply rejection ratio, DVDD PSRR 95 115 dB DVDD at dc, VCM = AVDD / 2 5
Internal voltage reference accuracy -0.25 0.04 0.25 % TA = 25°C, WQFN package 5
Internal voltage reference temperature drift 5 30 ppm/°C 5
Voltage reference input current -10 10 nA REFP = VREF, REFN = AGND, AVDD = 3.3 V 5
Internal oscillator accuracy -2 1 2 % 5
Logic input level, high, SCL, SDA, A0, A1, DRDY VIH 5.5 V 3.0 V ≤ DVDD ≤ 5.5 V 6
Logic output level, low VOL 0.15 0.4 V IOL = 3 mA 6
Input current, digital pins Ii -10 10 µA DGND + 0.1 V < VDigital Input < DVDD, 0.1 V 6
Analog supply current, power-down mode IAVDD 0.1 3 µA Power-down mode 6
Digital supply current, power-down mode IDVDD 0.3 5 µA Power-down mode 6
Digital supply current, conversion mode IDVDD 65 100 µA Conversion mode 6
Junction-to-ambient thermal resistance RθJA 57.7 °C/W WQFN (RTE) package 5
Junction-to-case (top) thermal resistance RθJC(top) 29 °C/W WQFN (RTE) package 5
Junction-to-board thermal resistance RθJB 19.9 °C/W WQFN (RTE) package 5
Junction-to-top characterization parameter ψJT 0.3 °C/W WQFN (RTE) package 5
Junction-to-board characterization parameter ψJB 19.8 °C/W WQFN (RTE) package 5
Junction-to-case (bottom) thermal resistance RθJC(bot) 11.8 °C/W WQFN (RTE) package 5

CAD (KiCad official)

  • Symbol: ADS1219IRTET
  • Footprint: Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm
  • 3D model: WQFN-16-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: ads1219irtet-etched.step / ads1219irtet-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ads1219irtet.step / ads1219irtet.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (56 pp, sha256 27bc93840376b1a0, retrieved 2026-11-10, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF