component
ADS1218Y
Public Made by Adomby adom
Texas Instruments Analog To Digital Converters (ADC), TQFP-48(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+84@@ -0,0 +1,84 @@+# ADS1218Y++**Texas Instruments** · Analog To Digital Converters (ADC) · TQFP-48(7x7)++ADS1218Y from Texas Instruments, in a TQFP-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | AVDD | power_in | Analog power supply input; supports 4.75V to 5.25V per electrical characteristics. |+| 2 | AGND | power_in | Analog ground reference. |+| 3 | AIN0 | input | Analog input channel 0; accepts differential or single-ended measurements multiplexed with other channels. |+| 4 | AIN1 | input | Analog input channel 1; accepts differential or single-ended measurements multiplexed with other channels. |+| 5 | AIN2 | input | Analog input channel 2; accepts differential or single-ended measurements multiplexed with other channels. |+| 6 | AIN3 | input | Analog input channel 3; accepts differential or single-ended measurements multiplexed with other channels. |+| 7 | AIN4 | input | Analog input channel 4; accepts differential or single-ended measurements multiplexed with other channels. |+| 8 | AIN5 | input | Analog input channel 5; accepts differential or single-ended measurements multiplexed with other channels. |+| 9 | AIN6 | input | Analog input channel 6; accepts differential or single-ended measurements multiplexed with other channels. |+| 10 | AIN7 | input | Analog input channel 7; accepts differential or single-ended measurements multiplexed with other channels. |+| 11 | AINCOM | input | Analog input common; serves as negative input reference for differential channel measurements or can be selected as positive/negative input. |+| 12 | AGND | power_in | Analog ground reference. |+| 13 | AVDD | power_in | Analog power supply input; supports 4.75V to 5.25V per electrical characteristics. |+| 14 | VRCAP | passive | Bypass capacitor connection for internal reference; requires 1000pF ceramic capacitor to AGND when using internal reference. |+| 15 | IDAC1 | output | Current DAC1 output; delivers 0.5mA to 20mA based on range selection and 8-bit code. |+| 16 | IDAC2 | output | Current DAC2 output; delivers 0.5mA to 20mA based on range selection and 8-bit code. |+| 17 | RDAC | passive | External resistor connection for setting IDAC full-scale range; typical values 10kΩ to 150kΩ to AGND. |+| 18 | WREN | input | Flash write enable input; active high; must be high with WREN register bit set to enable Flash write operations. |+| 19 | DGND | power_in | Digital ground reference. |+| 20 | DGND | power_in | Digital ground reference. |+| 21 | DGND | power_in | Digital ground reference. |+| 22 | DGND | power_in | Digital ground reference. |+| 23 | BUFEN | input | Buffer enable input; high enables input buffer when ANDed with BUFFER bit in ACR register. |+| 24 | RESET | input | Active low reset input; forces device to reset and copy Flash page 0 contents to configuration registers. |+| 25 | XIN | input | Clock input; accepts 1MHz to 5MHz external clock or crystal oscillator signal. |+| 26 | XOUT | output | Clock output; provides clock signal for crystal or resonator connection with external load capacitors. |+| 27 | PDWN | input | Active low power-down input; when low, disables analog and digital circuits for low-power operation. |+| 28 | POL | input | Serial clock polarity control; high selects active-high SCLK, low selects active-low SCLK. |+| 29 | DSYNC | input | Active low synchronization input; resets filter counter on falling edge and holds modulator in reset until rising edge. |+| 30 | DGND | power_in | Digital ground reference. |+| 31 | DVDD | power_in | Digital power supply input; supports 2.7V to 5.25V. |+| 32 | DRDY | output | Active low data-ready output; goes low when new conversion result is available in output register. |+| 33 | CS | input | Active low chip select input; must be low for serial SPI communication to be enabled. |+| 34 | SCLK | input | Serial clock input with Schmitt trigger; clocks data transfer on DIN and DOUT at rates up to 5MHz. |+| 35 | DIN | input | Serial data input with Schmitt trigger; receives commands and configuration data synchronized to SCLK. |+| 36 | DOUT | tri_state | Serial data output; outputs conversion results and configuration register data; goes tri-state when CS is high. |+| 37 | D0 | bidirectional | Digital I/O pin 0; configurable as input or output via DIR and DIO configuration registers. |+| 38 | D1 | bidirectional | Digital I/O pin 1; configurable as input or output via DIR and DIO configuration registers. |+| 39 | D2 | bidirectional | Digital I/O pin 2; configurable as input or output via DIR and DIO configuration registers. |+| 40 | D3 | bidirectional | Digital I/O pin 3; configurable as input or output via DIR and DIO configuration registers. |+| 41 | D4 | bidirectional | Digital I/O pin 4; configurable as input or output via DIR and DIO configuration registers. |+| 42 | D5 | bidirectional | Digital I/O pin 5; configurable as input or output via DIR and DIO configuration registers. |+| 43 | D6 | bidirectional | Digital I/O pin 6; configurable as input or output via DIR and DIO configuration registers. |+| 44 | D7 | bidirectional | Digital I/O pin 7; configurable as input or output via DIR and DIO configuration registers. |+| 45 | AGND | power_in | Analog ground reference. |+| 46 | VREFOUT | output | Voltage reference output; supplies external loads and IDAC; outputs 1.25V or 2.5V based on REF HI register bit. |+| 47 | VREF+ | power_in | Positive differential reference input; accepts 0V to AVDD; differential voltage VREF ≡ VREF+ - VREF-. |+| 48 | VREF- | power_in | Negative differential reference input; accepts 0V to AVDD; differential voltage VREF ≡ VREF+ - VREF-. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | TQFP-48(7x7) |+| Category | Data Acquisition |+| Pins | 48 |++## CAD (KiCad official)++- Symbol: `ADS1218Y`+- Footprint: `Package_QFP:TQFP-48_7x7mm_P0.5mm`+- 3D model: TQFP-48(7x7) (KiCad packages3D, STEP)+- 3D model files: `ads1218y-etched.step` / `ads1218y-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `ads1218y.step` / `ads1218y.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/ads1218) (43 pp, sha256 `86b58104a8d8a531`, retrieved 2026-09-27, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.2`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-4-6` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/ads1218y-datasheet.pdf)
page.jsonadded+393@@ -0,0 +1,393 @@+{+ "slug": "ads1218y",+ "version": "0.1.0",+ "type": "component",+ "description": "Texas Instruments Analog To Digital Converters (ADC), TQFP-48(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "data acquisition",+ "ads1218y",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "ads1218y.kicad_sym",+ "ads1218y.kicad_mod",+ "ads1218y.glb",+ "ads1218y.step",+ "ads1218y.lbr",+ "docs/hero.png",+ "docs/ads1218y-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html"+ ],+ "component": {+ "mpn": "ADS1218Y",+ "manufacturer": "Texas Instruments",+ "package": "TQFP-48(7x7)",+ "pin_count": 48,+ "category": "Data Acquisition",+ "subcategory": "Analog To Digital Converters (ADC)",+ "datasheet": "https://www.ti.com/cn/lit/gpn/ads1218",+ "parts": {+ "symbol": "ads1218y.kicad_sym",+ "footprint": "ads1218y.kicad_mod",+ "model_3d": "ads1218y-etched.glb",+ "model_3d_plain": "ads1218y.glb",+ "model_3d_step": "ads1218y-etched.step",+ "model_3d_step_plain": "ads1218y.step",+ "lbr": "ads1218y.lbr"+ },+ "distributor_links": {+ "lcsc": "C701620"+ },+ "distributor_check": {+ "checked_at": "2026-09-27T03:11:39Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": null,+ "status": "no match"+ },+ "mouser": {+ "pn": null,+ "status": "no match"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "AVDD",+ "type": "power_in",+ "description": "Analog power supply input; supports 4.75V to 5.25V per electrical characteristics."+ },+ {+ "number": "2",+ "name": "AGND",+ "type": "power_in",+ "description": "Analog ground reference."+ },+ {+ "number": "3",+ "name": "AIN0",+ "type": "input",+ "description": "Analog input channel 0; accepts differential or single-ended measurements multiplexed with other channels."+ },+ {+ "number": "4",+ "name": "AIN1",+ "type": "input",+ "description": "Analog input channel 1; accepts differential or single-ended measurements multiplexed with other channels."+ },+ {+ "number": "5",+ "name": "AIN2",+ "type": "input",+ "description": "Analog input channel 2; accepts differential or single-ended measurements multiplexed with other channels."+ },+ {+ "number": "6",+ "name": "AIN3",+ "type": "input",+ "description": "Analog input channel 3; accepts differential or single-ended measurements multiplexed with other channels."+ },+ {+ "number": "7",+ "name": "AIN4",+ "type": "input",+ "description": "Analog input channel 4; accepts differential or single-ended measurements multiplexed with other channels."+ },+ {+ "number": "8",+ "name": "AIN5",+ "type": "input",+ "description": "Analog input channel 5; accepts differential or single-ended measurements multiplexed with other channels."+ },+ {+ "number": "9",+ "name": "AIN6",+ "type": "input",+ "description": "Analog input channel 6; accepts differential or single-ended measurements multiplexed with other channels."+ },+ {+ "number": "10",+ "name": "AIN7",+ "type": "input",+ "description": "Analog input channel 7; accepts differential or single-ended measurements multiplexed with other channels."+ },+ {+ "number": "11",+ "name": "AINCOM",+ "type": "input",+ "description": "Analog input common; serves as negative input reference for differential channel measurements or can be selected as positive/negative input."+ },+ {+ "number": "12",+ "name": "AGND",+ "type": "power_in",+ "description": "Analog ground reference."+ },+ {+ "number": "13",+ "name": "AVDD",+ "type": "power_in",+ "description": "Analog power supply input; supports 4.75V to 5.25V per electrical characteristics."+ },+ {+ "number": "14",+ "name": "VRCAP",+ "type": "passive",+ "description": "Bypass capacitor connection for internal reference; requires 1000pF ceramic capacitor to AGND when using internal reference."+ },+ {+ "number": "15",+ "name": "IDAC1",+ "type": "output",+ "description": "Current DAC1 output; delivers 0.5mA to 20mA based on range selection and 8-bit code."+ },+ {+ "number": "16",+ "name": "IDAC2",+ "type": "output",+ "description": "Current DAC2 output; delivers 0.5mA to 20mA based on range selection and 8-bit code."+ },+ {+ "number": "17",+ "name": "RDAC",+ "type": "passive",+ "description": "External resistor connection for setting IDAC full-scale range; typical values 10kΩ to 150kΩ to AGND."+ },+ {+ "number": "18",+ "name": "WREN",+ "type": "input",+ "description": "Flash write enable input; active high; must be high with WREN register bit set to enable Flash write operations."+ },+ {+ "number": "19",+ "name": "DGND",+ "type": "power_in",+ "description": "Digital ground reference."+ },+ {+ "number": "20",+ "name": "DGND",+ "type": "power_in",+ "description": "Digital ground reference."+ },+ {+ "number": "21",+ "name": "DGND",+ "type": "power_in",+ "description": "Digital ground reference."+ },+ {+ "number": "22",+ "name": "DGND",+ "type": "power_in",+ "description": "Digital ground reference."+ },+ {+ "number": "23",+ "name": "BUFEN",+ "type": "input",+ "description": "Buffer enable input; high enables input buffer when ANDed with BUFFER bit in ACR register."+ },+ {+ "number": "24",+ "name": "RESET",+ "type": "input",+ "description": "Active low reset input; forces device to reset and copy Flash page 0 contents to configuration registers."+ },+ {+ "number": "25",+ "name": "XIN",+ "type": "input",+ "description": "Clock input; accepts 1MHz to 5MHz external clock or crystal oscillator signal."+ },+ {+ "number": "26",+ "name": "XOUT",+ "type": "output",+ "description": "Clock output; provides clock signal for crystal or resonator connection with external load capacitors."+ },+ {+ "number": "27",+ "name": "PDWN",+ "type": "input",+ "description": "Active low power-down input; when low, disables analog and digital circuits for low-power operation."+ },+ {+ "number": "28",+ "name": "POL",+ "type": "input",+ "description": "Serial clock polarity control; high selects active-high SCLK, low selects active-low SCLK."+ },+ {+ "number": "29",+ "name": "DSYNC",+ "type": "input",+ "description": "Active low synchronization input; resets filter counter on falling edge and holds modulator in reset until rising edge."+ },+ {+ "number": "30",+ "name": "DGND",+ "type": "power_in",+ "description": "Digital ground reference."+ },+ {+ "number": "31",+ "name": "DVDD",+ "type": "power_in",+ "description": "Digital power supply input; supports 2.7V to 5.25V."+ },+ {+ "number": "32",+ "name": "DRDY",+ "type": "output",+ "description": "Active low data-ready output; goes low when new conversion result is available in output register."+ },+ {+ "number": "33",+ "name": "CS",+ "type": "input",+ "description": "Active low chip select input; must be low for serial SPI communication to be enabled."+ },+ {+ "number": "34",+ "name": "SCLK",+ "type": "input",+ "description": "Serial clock input with Schmitt trigger; clocks data transfer on DIN and DOUT at rates up to 5MHz."+ },+ {+ "number": "35",+ "name": "DIN",+ "type": "input",+ "description": "Serial data input with Schmitt trigger; receives commands and configuration data synchronized to SCLK."+ },+ {+ "number": "36",+ "name": "DOUT",+ "type": "tri_state",+ "description": "Serial data output; outputs conversion results and configuration register data; goes tri-state when CS is high."+ },+ {+ "number": "37",+ "name": "D0",+ "type": "bidirectional",+ "description": "Digital I/O pin 0; configurable as input or output via DIR and DIO configuration registers."+ },+ {+ "number": "38",+ "name": "D1",+ "type": "bidirectional",+ "description": "Digital I/O pin 1; configurable as input or output via DIR and DIO configuration registers."+ },+ {+ "number": "39",+ "name": "D2",+ "type": "bidirectional",+ "description": "Digital I/O pin 2; configurable as input or output via DIR and DIO configuration registers."+ },+ {+ "number": "40",+ "name": "D3",+ "type": "bidirectional",+ "description": "Digital I/O pin 3; configurable as input or output via DIR and DIO configuration registers."+ },+ {+ "number": "41",+ "name": "D4",+ "type": "bidirectional",+ "description": "Digital I/O pin 4; configurable as input or output via DIR and DIO configuration registers."+ },+ {+ "number": "42",+ "name": "D5",+ "type": "bidirectional",+ "description": "Digital I/O pin 5; configurable as input or output via DIR and DIO configuration registers."+ },+ {+ "number": "43",+ "name": "D6",+ "type": "bidirectional",+ "description": "Digital I/O pin 6; configurable as input or output via DIR and DIO configuration registers."+ },+ {+ "number": "44",+ "name": "D7",+ "type": "bidirectional",+ "description": "Digital I/O pin 7; configurable as input or output via DIR and DIO configuration registers."+ },+ {+ "number": "45",+ "name": "AGND",+ "type": "power_in",+ "description": "Analog ground reference."+ },+ {+ "number": "46",+ "name": "VREFOUT",+ "type": "output",+ "description": "Voltage reference output; supplies external loads and IDAC; outputs 1.25V or 2.5V based on REF HI register bit."+ },+ {+ "number": "47",+ "name": "VREF+",+ "type": "power_in",+ "description": "Positive differential reference input; accepts 0V to AVDD; differential voltage VREF ≡ VREF+ - VREF-."+ },+ {+ "number": "48",+ "name": "VREF–",+ "type": "power_in",+ "description": "Negative differential reference input; accepts 0V to AVDD; differential voltage VREF ≡ VREF+ - VREF-."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.2",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.2",+ "primary_model": "claude-haiku-4-5-20251001",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-4-6",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [],+ "pages_sent": 43,+ "cost_usd": 0.4795,+ "at": "2026-09-27T03:11:13"+ },+ "datasheet": {+ "url": "https://www.ti.com/cn/lit/gpn/ads1218",+ "pages": 43,+ "sha256": "86b58104a8d8a531",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 48,+ "described": 48,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}