component
ADR4533ARZ
Public Made by Adomby adom
Analog Devices Voltage References, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
ADR4533ARZ
Analog Devices · Voltage References · SOIC-8
ADR4533ARZ from Analog Devices, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | NIC | unconnected | Not Internally Connected; this pin is not connected internally. |
| 2 | VIN | power_in | Input voltage connection; the datasheet specifies a supply range of 3 V to 15 V. |
| 3 | NIC | unconnected | Not Internally Connected; this pin is not connected internally. |
| 4 | GND | power_in | Ground connection for the reference. |
| 5 | NIC | unconnected | Not Internally Connected; this pin is not connected internally. |
| 6 | VOUT | power_out | Output voltage of the reference; the datasheet rates output current at +10 mA source and −10 mA sink. |
| 7 | NIC | unconnected | Not Internally Connected; this pin is not connected internally. |
| 8 | DNC | unconnected | Do Not Connect; do not connect anything to this pin. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Analog Devices |
| Package | SOIC-8 |
| Category | Power Supply Chip |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Initial output voltage error | VOUT_ERR | -0.04 | 0.04 | % | A Grade | 3 | |
| Initial output voltage error | VOUT_ERR | 1.32 | mV | A Grade | 6 | ||
| Temperature coefficient (box method) | TCVOUT | 4 | ppm/°C | A Grade −40°C ≤ TA ≤ +125°C (box method) | 6 | ||
| Temperature coefficient (bowtie method) | TCVOUT | 8 | ppm/°C | A Grade −40°C ≤ TA ≤ +125°C (bowtie method) | 6 | ||
| Line regulation | ΔVOUT/ΔVIN | 1 | 10 | ppm/V | −40°C ≤ TA ≤ +125°C | 6 | |
| Load regulation sourcing | ΔVOUT/ΔIL | 30 | 80 | ppm/mA | IL = 0 mA to +10 mA source, −40°C ≤ TA ≤ +125°C | 6 | |
| Load regulation sinking | ΔVOUT/ΔIL | 60 | 120 | ppm/mA | IL = 0 mA to −10 mA sink, −40°C ≤ TA ≤ +125°C | 6 | |
| Quiescent current | IQ | 700 | 950 | μA | −40°C ≤ TA ≤ +125°C, no load | 6 | |
| Dropout voltage | VDO | 100 | mV | −40°C ≤ TA ≤ +125°C, no load | 6 | ||
| Dropout voltage | VDO | 300 | mV | −40°C ≤ TA ≤ +125°C, IL = 2 mA | 6 | ||
| Output current capacity sinking | IL | -10 | mA | Sinking | 6 | ||
| Output current capacity sourcing | IL | 10 | mA | Sourcing | 6 | ||
| Input voltage range | VIN | 3.4 | 15 | V | Unless otherwise noted, VIN = 3.4 V to 15 V, IL = 0 mA, TA = 25°C | 6 | |
| Load capacitance | CL | 0.1 | 100 | µF | 6 | ||
| Ripple rejection ratio | RRR | 90 | dB | fIN = 1 kHz | 6 | ||
| Output voltage noise | eNp-p | 2.1 | μV p-p | 0.1 Hz to 10.0 Hz | 6 | ||
| Output voltage noise density | eN | 64.2 | nV/√Hz | 1 kHz | 6 | ||
| Output voltage hysteresis (full cycle) | ΔVOUT_HYS | -13 | ppm | TA cycled +25°C to +125°C to −40°C to +25°C (full cycle) | 6 | ||
| Output voltage hysteresis (half cycle) | ΔVOUT_HYS | -97 | ppm | TA cycled 25°C to 125°C to 25°C (half cycle) | 6 | ||
| Output voltage hysteresis (full cycle) | ΔVOUT_HYS | -8 | ppm | TA cycled 25°C to 70°C to 0°C to 25°C (full cycle) | 6 | ||
| Output voltage hysteresis (half cycle) | ΔVOUT_HYS | -17 | ppm | TA cycled 25°C to 70°C to 25°C (half cycle) | 6 | ||
| Long-term drift 250 hours (early life drift) | ΔVOUT_LTD | 19 | ppm | TA = 25°C | 6 | ||
| Long-term drift 1000 hours | ΔVOUT_LTD | 25 | ppm | TA = 25°C | 6 | ||
| Long-term drift 4500 hours | ΔVOUT_LTD | 51 | ppm | TA = 25°C | 6 | ||
| Turn-on settling time | tR | 135 | µs | COUT = 0.1 µF, CIN = 0.1 µF, RLOAD = 1 kΩ | 6 | ||
| Supply voltage | 16 | V | 10 | ||||
| Operating temperature range | TA | -40 | 125 | °C | 10 | ||
| Storage temperature range | TSTG | -65 | 150 | °C | 10 | ||
| Junction temperature range | TJ | -65 | 150 | °C | 10 | ||
| Electrostatic discharge Human Body Model | ESD | 6 | kV | Human Body Model (HBM) | 10 | ||
| Thermal resistance junction to air, 1-layer JEDEC board | θJA | 63 | °C/W | 8-Lead SOIC, 1-Layer JEDEC Board | 10 | ||
| Thermal resistance junction to air, 2-layer JEDEC board | θJA | 120 | °C/W | 8-Lead SOIC, 2-Layer JEDEC Board | 10 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| housing | abs | is packaged in a SOIC plastic package and has a moisture sensitivity level of MSL-1, per the JEDEC standard. However, moisture absorption from the air into the package changes the internal | 38 |
CAD (KiCad official)
- Symbol:
ADR4533ARZ - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
adr4533arz-etched.step/adr4533arz-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);adr4533arz.step/adr4533arz.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Analog Devices datasheet (41 pp, sha256
de2dca59e24477c2, retrieved 2026-11-02, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# ADR4533ARZ
**Analog Devices** · Voltage References · SOIC-8
ADR4533ARZ from Analog Devices, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | NIC | unconnected | Not Internally Connected; this pin is not connected internally. |
| 2 | VIN | power_in | Input voltage connection; the datasheet specifies a supply range of 3 V to 15 V. |
| 3 | NIC | unconnected | Not Internally Connected; this pin is not connected internally. |
| 4 | GND | power_in | Ground connection for the reference. |
| 5 | NIC | unconnected | Not Internally Connected; this pin is not connected internally. |
| 6 | VOUT | power_out | Output voltage of the reference; the datasheet rates output current at +10 mA source and −10 mA sink. |
| 7 | NIC | unconnected | Not Internally Connected; this pin is not connected internally. |
| 8 | DNC | unconnected | Do Not Connect; do not connect anything to this pin. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Analog Devices |
| Package | SOIC-8 |
| Category | Power Supply Chip |
| Pins | 8 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Initial output voltage error | VOUT_ERR | -0.04 | | 0.04 | % | A Grade | 3 |
| Initial output voltage error | VOUT_ERR | | | 1.32 | mV | A Grade | 6 |
| Temperature coefficient (box method) | TCVOUT | | | 4 | ppm/°C | A Grade −40°C ≤ TA ≤ +125°C (box method) | 6 |
| Temperature coefficient (bowtie method) | TCVOUT | | | 8 | ppm/°C | A Grade −40°C ≤ TA ≤ +125°C (bowtie method) | 6 |
| Line regulation | ΔVOUT/ΔVIN | | 1 | 10 | ppm/V | −40°C ≤ TA ≤ +125°C | 6 |
| Load regulation sourcing | ΔVOUT/ΔIL | | 30 | 80 | ppm/mA | IL = 0 mA to +10 mA source, −40°C ≤ TA ≤ +125°C | 6 |
| Load regulation sinking | ΔVOUT/ΔIL | | 60 | 120 | ppm/mA | IL = 0 mA to −10 mA sink, −40°C ≤ TA ≤ +125°C | 6 |
| Quiescent current | IQ | | 700 | 950 | μA | −40°C ≤ TA ≤ +125°C, no load | 6 |
| Dropout voltage | VDO | | | 100 | mV | −40°C ≤ TA ≤ +125°C, no load | 6 |
| Dropout voltage | VDO | | | 300 | mV | −40°C ≤ TA ≤ +125°C, IL = 2 mA | 6 |
| Output current capacity sinking | IL | -10 | | | mA | Sinking | 6 |
| Output current capacity sourcing | IL | | | 10 | mA | Sourcing | 6 |
| Input voltage range | VIN | 3.4 | | 15 | V | Unless otherwise noted, VIN = 3.4 V to 15 V, IL = 0 mA, TA = 25°C | 6 |
| Load capacitance | CL | 0.1 | | 100 | µF | | 6 |
| Ripple rejection ratio | RRR | | 90 | | dB | fIN = 1 kHz | 6 |
| Output voltage noise | eNp-p | | 2.1 | | μV p-p | 0.1 Hz to 10.0 Hz | 6 |
| Output voltage noise density | eN | | 64.2 | | nV/√Hz | 1 kHz | 6 |
| Output voltage hysteresis (full cycle) | ΔVOUT_HYS | | -13 | | ppm | TA cycled +25°C to +125°C to −40°C to +25°C (full cycle) | 6 |
| Output voltage hysteresis (half cycle) | ΔVOUT_HYS | | -97 | | ppm | TA cycled 25°C to 125°C to 25°C (half cycle) | 6 |
| Output voltage hysteresis (full cycle) | ΔVOUT_HYS | | -8 | | ppm | TA cycled 25°C to 70°C to 0°C to 25°C (full cycle) | 6 |
| Output voltage hysteresis (half cycle) | ΔVOUT_HYS | | -17 | | ppm | TA cycled 25°C to 70°C to 25°C (half cycle) | 6 |
| Long-term drift 250 hours (early life drift) | ΔVOUT_LTD | | 19 | | ppm | TA = 25°C | 6 |
| Long-term drift 1000 hours | ΔVOUT_LTD | | 25 | | ppm | TA = 25°C | 6 |
| Long-term drift 4500 hours | ΔVOUT_LTD | | 51 | | ppm | TA = 25°C | 6 |
| Turn-on settling time | tR | | 135 | | µs | COUT = 0.1 µF, CIN = 0.1 µF, RLOAD = 1 kΩ | 6 |
| Supply voltage | | | | 16 | V | | 10 |
| Operating temperature range | TA | -40 | | 125 | °C | | 10 |
| Storage temperature range | TSTG | -65 | | 150 | °C | | 10 |
| Junction temperature range | TJ | -65 | | 150 | °C | | 10 |
| Electrostatic discharge Human Body Model | ESD | | | 6 | kV | Human Body Model (HBM) | 10 |
| Thermal resistance junction to air, 1-layer JEDEC board | θJA | | 63 | | °C/W | 8-Lead SOIC, 1-Layer JEDEC Board | 10 |
| Thermal resistance junction to air, 2-layer JEDEC board | θJA | | 120 | | °C/W | 8-Lead SOIC, 2-Layer JEDEC Board | 10 |
## Materials and finish
As the datasheet states them (page.json `metadata.appearance`; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| housing | abs | | is packaged in a SOIC plastic package and has a moisture sensitivity level of MSL-1, per the JEDEC standard. However, moisture absorption from the air into the package changes the internal | 38 |
## CAD (KiCad official)
- Symbol: `ADR4533ARZ`
- Footprint: `Package_SO:SOIC-8_3.9x4.9mm_P1.27mm`
- 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files: `adr4533arz-etched.step` / `adr4533arz-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `adr4533arz.step` / `adr4533arz.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Analog Devices datasheet](https://www.analog.com/media/en/technical-documentation/data-sheets/ADR4520_4525_4530_4533_4540_4550.pdf) (41 pp, sha256 `de2dca59e24477c2`, retrieved 2026-11-02, tier: manufacturer)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/adr4533arz-datasheet.pdf)