component
ADP1712AUJZ-3.3-R7
Public Made by Adomby adom
Analog Devices Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, TSOT-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownADP1712AUJZ-3.3-R7
Analog Devices · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · TSOT-5
ADP1712AUJZ-3.3-R7 from Analog Devices, in a TSOT-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN | power_in | Regulator input supply, operating from 2.5 V to 5.5 V; bypass IN to GND with a 2.2 μF or greater capacitor. |
| 2 | GND | power_in | Ground reference pin for the regulator. |
| 3 | EN | input | Enable input: drive high to turn the regulator on and low to turn it off, and connect to IN for automatic startup. |
| 4 | SS | passive | Soft-start pin: connect a capacitor between SS and GND to set the output start-up time, charged by a 1.2 μA typical source current. |
| 5 | OUT | power_out | Regulated output voltage (3.3 V for this variant, up to 300 mA); bypass OUT to GND with a 2.2 μF or greater capacitor. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Analog Devices |
| Package | TSOT-5 |
| Category | Power Management (PMIC) |
| Pins | 5 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input voltage range | VIN | 2.5 | 5.5 | V | TJ = -40°C to +125°C | 3 | |
| Fixed output voltage accuracy | VOUT | -1 | 1 | % | IOUT = 10 mA | 3 | |
| Fixed output voltage accuracy over line, load, temperature | VOUT | -2 | 2 | % | 100 μA < IOUT < 300 mA, TJ = -40°C to +125°C | 3 | |
| Line regulation | ΔVOUT/ΔVIN | -0.25 | 0.25 | %/V | VIN = (VOUT + 0.5 V) to 5.5 V, TJ = -40°C to +125°C | 3 | |
| Load regulation | ΔVOUT/ΔIOUT | 0.001 | %/mA | IOUT = 10 mA to 300 mA | 3 | ||
| Load regulation (over temperature) | ΔVOUT/ΔIOUT | 0.004 | %/mA | IOUT = 10 mA to 300 mA, TJ = -40°C to +125°C | 3 | ||
| Dropout voltage | VDROPOUT | 60 | 70 | mV | IOUT = 100 mA, VOUT ≥ 3.0 V | 3 | |
| Dropout voltage (over temperature) | VDROPOUT | 80 | mV | IOUT = 100 mA, VOUT ≥ 3.0 V, TJ = -40°C to +125°C | 3 | ||
| Dropout voltage | VDROPOUT | 170 | 205 | mV | IOUT = 300 mA, VOUT ≥ 3.0 V | 3 | |
| Dropout voltage (over temperature) | VDROPOUT | 230 | mV | IOUT = 300 mA, VOUT ≥ 3.0 V, TJ = -40°C to +125°C | 3 | ||
| Current limit threshold | ILIMIT | 380 | 500 | 700 | mA | Output voltage drops to 90% of nominal | 3 |
| Soft-start source current (ADP1712 external soft start) | SSI-SOURCE | 0.8 | 1.2 | 1.5 | μA | SS = GND | 3 |
| UVLO active threshold | UVLOACTIVE | 2 | V | VIN falling | 3 | ||
| UVLO inactive threshold | UVLOINACTIVE | 2.45 | V | VIN rising | 3 | ||
| UVLO hysteresis | UVLOHYS | 250 | mV | 3 | |||
| EN input logic high | VIH | 1.8 | V | 2.5 V ≤ VIN ≤ 5.5 V | 4 | ||
| EN input logic low | VIL | 0.4 | V | 2.5 V ≤ VIN ≤ 5.5 V | 4 | ||
| EN input leakage current | VI-LEAKAGE | 0.1 | 1 | μA | EN = IN or GND | 4 | |
| Operating supply current | IGND | 60 | μA | IOUT = 0 μA | 3 | ||
| Operating supply current (over temperature) | IGND | 70 | μA | IOUT = 0 μA, TJ = -40°C to +125°C | 3 | ||
| Operating supply current | IGND | 75 | μA | IOUT = 100 μA | 3 | ||
| Operating supply current (over temperature) | IGND | 85 | μA | IOUT = 100 μA, TJ = -40°C to +125°C | 3 | ||
| Operating supply current | IGND | 210 | μA | IOUT = 100 mA | 3 | ||
| Operating supply current (over temperature) | IGND | 250 | μA | IOUT = 100 mA, TJ = -40°C to +125°C | 3 | ||
| Operating supply current | IGND | 365 | μA | IOUT = 300 mA | 3 | ||
| Operating supply current (over temperature) | IGND | 420 | μA | IOUT = 300 mA, TJ = -40°C to +125°C | 3 | ||
| Shutdown current | IGND-SD | 0.1 | μA | EN = GND | 3 | ||
| Shutdown current (over temperature) | IGND-SD | 1 | μA | EN = GND, TJ = -40°C to +125°C | 3 | ||
| Thermal shutdown threshold | TSSD | 150 | °C | TJ rising | 3 | ||
| Thermal shutdown hysteresis | TSSD-HYS | 15 | °C | 3 | |||
| Start-up time (ADP1712 external soft start) | TSTART-UP | 7.3 | ms | CSS = 10 nF | 3 | ||
| Output noise | OUTNOISE | 380 | μV rms | 10 Hz to 100 kHz, VIN = 5.0 V, VOUT = 3.3 V | 4 | ||
| Power supply rejection ratio | PSRR | 65 | dB | 1 kHz, VIN = 5.0 V, VOUT = 3.3 V | 4 | ||
| Input voltage (absolute maximum) | IN to GND | -0.3 | 6 | V | Relative to GND | 5 | |
| Output voltage (absolute maximum) | OUT to GND | -0.3 | V | Upper limit printed as IN (max = IN pin voltage) | 5 | ||
| EN voltage (absolute maximum) | EN to GND | -0.3 | 6 | V | Relative to GND | 5 | |
| SS voltage (absolute maximum) | SS/ADJ/BYP/TRK to GND | -0.3 | 6 | V | Relative to GND | 5 | |
| Operating junction temperature range | TJ | -40 | 125 | °C | 5 | ||
| Storage temperature range | TSTG | -65 | 150 | °C | 5 | ||
| Lead temperature, soldering | TLEAD | 300 | °C | 10 sec | 5 | ||
| Thermal resistance, junction-to-ambient (5-lead TSOT) | θJA | 170 | °C/W | Worst-case, device soldered in circuit board | 5 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | copper | and the amount of copper to which the GND pin of the package | 13 |
CAD (KiCad official)
- Symbol:
ADP1712AUJZ-3.3-R7 - Footprint:
Package_TO_SOT_SMD:TSOT-23-5 - 3D model: TSOT-5 (KiCad packages3D, STEP)
- 3D model files:
adp1712aujz-3-3-r7-etched.step/adp1712aujz-3-3-r7-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);adp1712aujz-3-3-r7.step/adp1712aujz-3-3-r7.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Analog Devices datasheet (16 pp, sha256
31b66f81384d7cfa, retrieved 2026-10-19, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).