component

ADP162AUJZ-4.2-R7

Public Made by Adom

by adom

Analog Devices Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, TSOT-23-5. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)adp162aujz-4.2-r7
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs adp162aujz-4-2-r7: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
viewers adp162aujz-4-2-r7: viewers · Ray 1mo ago
adp162aujz-4-2-r7-etched.fit.json adp162aujz-4-2-r7: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
adp162aujz-4-2-r7-etched.glb adp162aujz-4-2-r7: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
adp162aujz-4-2-r7-etched.step adp162aujz-4-2-r7: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
adp162aujz-4-2-r7.glb Publish 0.1.0 · Ray 1mo ago
adp162aujz-4-2-r7.kicad_mod Publish 0.1.0 · Ray 1mo ago
adp162aujz-4-2-r7.kicad_sym Publish 0.1.0 · Ray 1mo ago
adp162aujz-4-2-r7.lbr Publish 0.1.0 · Ray 1mo ago
adp162aujz-4-2-r7.step Publish 0.1.0 · Ray 1mo ago
package.json Publish 0.1.0 · Ray 1mo ago
page.json adp162aujz-4-2-r7: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 28d ago
README.md adp162aujz-4-2-r7: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 1mo ago

ADP162AUJZ-4.2-R7

Analog Devices · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · TSOT-23-5

ADP162AUJZ-4.2-R7 from Analog Devices, in a TSOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Regulator Input Supply, 2.2 V to 5.5 V. Bypass VIN to GND with a 1 µF or greater ceramic capacitor.
2 GND power_in Ground reference for the regulator.
3 EN input Enable Input. Drive EN high (VIH ≥ 1.2 V) to turn on the regulator; drive EN low (VIL ≤ 0.4 V) to shut it down (shutdown current typ. 50 nA). For automatic startup, tie EN to VIN.
4 NC unconnected No Connect. This pin is not internally connected. Connect to GND or leave open.
5 VOUT power_out Regulated Output Voltage, fixed 4.2 V, up to 150 mA. Bypass VOUT to GND with a 1 µF or greater ceramic capacitor. The ADP162 does not include an internal output discharge resistor.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package TSOT-23-5
Category Power Management (PMIC)
Pins 5

Ordering variants

Same part, different packaging or reel option.

  • ADP162AUJZ-1.5-R7
  • ADP162AUJZ-1.8-R7
  • ADP162AUJZ-2.3-R7
  • ADP162AUJZ-2.5-R7
  • ADP162AUJZ-2.7-R7
  • ADP162AUJZ-2.8-R7
  • ADP162AUJZ-3.0-R7
  • ADP162AUJZ-3.1-R7
  • ADP162AUJZ-3.3-R7
  • ADP162AUJZ-4.2-R7
  • ADP162AUJZ-4.2-R7ACBZ-1.2-R7
  • ADP162AUJZ-4.2-R7ACBZ-1.8-R7
  • ADP162AUJZ-4.2-R7ACBZ-2.1-R7
  • ADP162AUJZ-4.2-R7ACBZ-2.3-R7
  • ADP162AUJZ-4.2-R7ACBZ-2.8-R7
  • ADP162AUJZ-4.2-R7ACBZ-3.0-R7
  • ADP162AUJZ-4.2-R7ACBZ-4.2-R7

CAD (KiCad official)

  • Symbol: ADP162AUJZ-4.2-R7
  • Footprint: Package_TO_SOT_SMD:TSOT-23-5
  • 3D model: TSOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: adp162aujz-4-2-r7-etched.step / adp162aujz-4-2-r7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); adp162aujz-4-2-r7.step / adp162aujz-4-2-r7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (24 pp, sha256 c3c45a3dc7e3598e, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF