component

ADG804YRMZ-REEL7

Public Made by Adom

by adom

Analog Devices Analog Switches, Multiplexers, MSOP-10. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentinterfaceadg804yrmz-reel7factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

ADG804YRMZ-REEL7

Analog Devices · Analog Switches, Multiplexers · MSOP-10

ADG804YRMZ-REEL7 from Analog Devices, in a MSOP-10. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A0 input Logic control input that, together with A1, selects which source terminal (S1 to S4) is connected to D per the truth table; VINL max 0.8 V and VINH min 2 V at VDD = 2.7 V to 3.6 V.
2 S1 bidirectional Source terminal 1, which may be an input or an output, with an analog signal range of 0 V to VDD.
3 GND power_in Ground (0 V) reference for the device.
4 S3 bidirectional Source terminal 3, which may be an input or an output, with an analog signal range of 0 V to VDD.
5 EN input Active-high enable; a Logic 0 disables the device so no channel is on, and a Logic 1 connects the channel selected by A0 and A1.
6 VDD power_in Most positive power supply potential; the device operates from 1.65 V to 3.6 V.
7 S4 bidirectional Source terminal 4, which may be an input or an output, with an analog signal range of 0 V to VDD.
8 D bidirectional Common drain terminal, which may be an input or an output, connected to the selected source S1 to S4; continuous current is rated at 300 mA at 3.3 V.
9 S2 bidirectional Source terminal 2, which may be an input or an output, with an analog signal range of 0 V to VDD.
10 A1 input Logic control input that, together with A0, selects which source terminal (S1 to S4) is connected to D per the truth table.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package MSOP-10
Category Interface
Pins 10

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
On Resistance (RON), VDD 2.7 V RON 0.5 0.9 Ω VDD = 2.7 V; VS = 0 V to VDD, IS = 10 mA; Figure 18 3
On Resistance Match between Channels, VDD 2.7 V ΔRON 0.04 0.1 Ω VDD = 2.7 V; VS = 0.65 V, IS = 10 mA 3
On Resistance Flatness, VDD 2.7 V RFLAT(ON) 0.1 0.19 Ω VDD = 2.7 V; VS = 0 V to VDD, IS = 10 mA 3
Source Off Leakage, VDD 3.6 V IS (OFF) -2 0.1 2 nA VDD = 3.6 V; VS = 1 V/2.6 V; VD = 2.6 V/1 V; Figure 19 3
Drain Off Leakage, VDD 3.6 V ID (OFF) -2 0.1 2 nA VDD = 3.6 V; VS = 1 V/2.6 V; VD = 2.6 V/1 V; Figure 19 3
Channel On Leakage, VDD 3.6 V ID, IS (ON) -2 0.1 2 nA VDD = 3.6 V; VS = VD = 1 V or 2.6 V; Figure 20 3
Input High Voltage VINH 2 V 3
Input Low Voltage VINL 0.8 V 3
Input Current IINL or IINH -0.1 0.005 0.1 µA VIN = VINL or VINH 3
Switching Time (tTRANSITION), VDD 2.7 V tTRANSITION 24 35 ns RL = 50 Ω, CL = 35 pF; VS = 1.5 V/0 V; Figure 21 3
Enable Turn-On Time (tON ENABLE), VDD 2.7 V tON ENABLE 23 31 ns RL = 50 Ω, CL = 35 pF; VS = 1.5 V/0 V; Figure 23 3
Enable Turn-Off Time (tOFF ENABLE), VDD 2.7 V tOFF ENABLE 5 8 ns RL = 50 Ω, CL = 35 pF; VS = 1.5 V; Figure 23 3
Break-Before-Make Time Delay (tBBM), VDD 2.7 V tBBM 5 20 ns RL = 50 Ω, CL = 35 pF; VS1 = VS2 = 1.5 V; Figure 22 3
Supply Current, VDD 3.6 V IDD 0.003 4 µA VDD = 3.6 V; Digital inputs = 0 V or 3.6 V 3
On Resistance (RON), VDD 2.5 V RON 0.65 1 Ω VDD = 2.3 V; VS = 0 V to VDD, IS = 10 mA; Figure 18 4
On Resistance Match between Channels, VDD 2.5 V ΔRON 0.4 0.105 Ω VDD = 2.3 V; VS = 0.7 V; IS = 10 mA 4
On Resistance Flatness, VDD 2.5 V RFLAT(ON) 0.16 0.26 Ω VDD = 2.3 V; VS = 0 V to VDD; IS = 10 mA 4
Source Off Leakage, VDD 2.7 V IS (OFF) -2 0.1 2 nA VDD = 2.7 V; VS = 1 V/2 V, VD = 2 V/1 V; Figure 19 4
Drain Off Leakage, VDD 2.7 V ID (OFF) -2 0.1 2 nA VDD = 2.7 V; VS = 1/2 V, VD = 2/1 V; Figure 19 4
Channel On Leakage, VDD 2.7 V ID, IS (ON) -2 0.1 2 nA VDD = 2.7 V; VS = VD = 1 V or 2 V; Figure 20 4
Input High Voltage VINH 1.7 V 4
Input Low Voltage VINL 0.7 V 4
Input Current IINL or IINH -0.1 0.005 0.1 µA VIN = VINL or VINH 4
Switching Time (tTRANSITION), VDD 2.5 V tTRANSITION 25 35 ns RL = 50 Ω, CL = 35 pF; VS = 1.5 V/0 V; Figure 21 4
Enable Turn-On Time (tON ENABLE), VDD 2.5 V tON ENABLE 25 34 ns RL = 50 Ω, CL = 35 pF; VS = 1.5 V/0 V; Figure 22 4
Enable Turn-Off Time (tOFF ENABLE), VDD 2.5 V tOFF ENABLE 5 9 ns RL = 50 Ω, CL = 35 pF; VS = 1.5 V; Figure 22 4
Break-Before-Make Time Delay (tBBM), VDD 2.5 V tBBM 5 20 ns RL = 50 Ω, CL = 35 pF; VS1 = VS2 = 1.5 V; Figure 22 4
Supply Current, VDD 2.7 V IDD 0.003 4 µA VDD = 2.7 V; Digital inputs = 0 V or 2.7 V 4
On Resistance (RON), VDD 1.8 V RON 1 2.4 Ω VDD = 1.8 V; VS = 0 V to VDD, IS = 10 mA 5
On Resistance (RON), VDD 1.65 V RON 4.2 Ω VDD = 1.65 V, VS = 0 V to VDD, IS = 10 mA; Figure 18 5
Source Off Leakage, VDD 1.95 V IS (OFF) -2 0.1 2 nA VDD = 1.95 V; VS = 0.6 V/1.35 V, VD = 1.35 V/0.6 V; Figure 19 5
Drain Off Leakage, VDD 1.95 V ID (OFF) -2 0.1 2 nA VDD = 1.95 V; VS = 0.6/1.35 V, VD = 1.35/0.6 V; Figure 19 5
Channel On Leakage, VDD 1.95 V ID, IS (ON) -2 0.1 2 nA VDD = 1.95 V; VS = VD = 0.6 V or 1.35 V; Figure 20 5
Input High Voltage VINH 0.65 VDD V 5
Input Low Voltage VINL 0.35 VDD V 5
Input Current IINL or IINH -0.1 0.005 0.1 µA VIN = VINL or VINH 5
Switching Time (tTRANSITION), VDD 1.65 V to 1.95 V tTRANSITION 32 44 ns RL = 50 Ω, CL = 35 pF; VS = 1.5 V/0 V; Figure 21 5
Enable Turn-On Time (tON ENABLE), VDD 1.65 V to 1.95 V tON ENABLE 34 41 ns RL = 50 Ω, CL = 35 pF; VS = 1.5 Ω/0 V; Figure 22 5
Enable Turn-Off Time (tOFF ENABLE), VDD 1.65 V to 1.95 V tOFF ENABLE 8 13 ns RL = 50 Ω, CL = 35 pF; VS = 1.5 V; Figure 22 5
Break-Before-Make Time Delay (tBBM), VDD 1.65 V to 1.95 V tBBM 5 22 ns RL = 50 Ω, CL = 35 pF; VS1 = VS2 = 1 V; Figure 22 5
Supply Current, VDD 1.95 V IDD 0.003 4 µA VDD = 1.95 V; Digital inputs = 0 V or 1.95 V 5
VDD to GND VDD -0.3 4.6 V 6
Analog Inputs VIN (analog) -0.3 V Upper limit printed as VDD + 0.3 V 6
Digital Inputs VIN (digital) -0.3 4.6 V Or 10 mA, whichever occurs first 6
Peak Current, S or D, 3.3 V operation IPEAK 500 mA Pulsed at 1 ms, 10% duty cycle max 6
Peak Current, S or D, 2.5 V operation IPEAK 460 mA Pulsed at 1 ms, 10% duty cycle max 6
Peak Current, S or D, 1.8 V operation IPEAK 420 mA Pulsed at 1 ms, 10% duty cycle max 6
Continuous Current, S or D, 3.3 V operation IC 300 mA 6
Continuous Current, S or D, 2.5 V operation IC 275 mA 6
Continuous Current, S or D, 1.8 V operation IC 250 mA 6
Operating Temperature Range, Automotive (Y Version) TA -40 125 °C Y version 6
Storage Temperature Range TSTG -65 150 °C 6
Junction Temperature TJ 150 °C 6
Thermal Impedance, junction to ambient θJA 206 °C/W MSOP package 6
Thermal Impedance, junction to case θJC 44 °C/W MSOP package 6
Supply Voltage, single supply VDD 1.65 3.6 V Features list: single 1.65 V to 3.6 V operation 1

CAD (KiCad official)

  • Symbol: ADG804YRMZ-REEL7
  • Footprint: Package_SO:MSOP-10_3x3mm_P0.5mm
  • 3D model: MSOP-10 (KiCad packages3D, STEP)
  • 3D model files: adg804yrmz-reel7-etched.step / adg804yrmz-reel7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); adg804yrmz-reel7.step / adg804yrmz-reel7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (16 pp, sha256 82e4dee7900e3c23, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF