main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 15d ago
viewers adg636yruz-reel7: viewers · Ray 15d ago
adg636yruz-reel7-etched.glb Publish 0.1.0 · Ray 15d ago
adg636yruz-reel7-etched.step adg636yruz-reel7: factory component page (tier=lcsc) · Ray 15d ago
adg636yruz-reel7-hero.glb adg636yruz-reel7: hero GLB from the etched model (keeps the MPN mark) · Ray 15d ago
adg636yruz-reel7-hero.overlay.json Publish 0.1.0 · Ray 15d ago
adg636yruz-reel7.glb Publish 0.1.0 · Ray 15d ago
adg636yruz-reel7.kicad_mod Publish 0.1.0 · Ray 15d ago
adg636yruz-reel7.kicad_sym Publish 0.1.0 · Ray 15d ago
adg636yruz-reel7.lbr Publish 0.1.0 · Ray 15d ago
adg636yruz-reel7.step Publish 0.1.0 · Ray 15d ago
package.json Publish 0.1.0 · Ray 15d ago
page.json Set visibility: public · Ray 15d ago
README.md Publish 0.1.0 · Ray 15d ago

ADG636YRUZ-REEL7

Analog Devices · Analog Switches, Multiplexers · TSSOP-14

ADG636YRUZ-REEL7 from Analog Devices, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A0 input Digital input for the LSB of the channel address; TTL/CMOS-compatible, with VINL max 0.8 V and VINH min 2.4 V at VDD = 5 V.
2 EN input Active-high digital enable; when EN is low, both switches are off (no channel is selected).
3 VSS power_in Negative power supply, from −2.7 V to −5.5 V in dual-supply operation; for single-supply operation connect this pin to GND.
4 S1A passive Source terminal of switch 1 that can be an input or output, with analog signal range VSS to VDD.
5 S1B passive Source terminal of switch 1 (second position) that can be an input or output, with analog signal range VSS to VDD.
6 D1 passive Drain terminal of switch 1 that can be an input or output.
7 NC unconnected Not electrically connected.
8 NC unconnected Not electrically connected.
9 D2 passive Drain terminal of switch 2 that can be an input or output.
10 S2B passive Source terminal of switch 2 (second position) that can be an input or output.
11 S2A passive Source terminal of switch 2 (first position) that can be an input or output.
12 VDD power_in Positive power supply, from +2.7 V to +5.5 V (single supply) or up to +5.5 V with a negative supply in dual-supply operation.
13 GND power_in Ground (0 V) reference power supply.
14 A1 input Digital input for the MSB of the channel address; TTL/CMOS-compatible.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package TSSOP-14
Category Interface
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
On Resistance, RON RON 85 160 Ω VS = ±3 V, IDS = −1 mA, Figure 14 (dual supply, -40°C to +125°C) 3
On-Resistance Match Between Channels, ΔRON ΔRON 2 6.5 Ω VS = ±3 V, IDS = −1 mA (dual supply, -40°C to +125°C) 3
On-Resistance Flatness, RFLAT(ON) RFLAT(ON) 25 60 Ω VS = ±3 V, IDS = −1 mA (dual supply, -40°C to +125°C) 3
Source Off Leakage, IS (Off) IS (Off) -2 0.01 2 nA VS = ±4.5 V, VD = 4.5 V, Figure 15 (dual supply) 3
Drain Off Leakage, ID (Off) ID (Off) -2 0.01 2 nA VS = ±4.5 V, VD = 4.5 V, Figure 15 (dual supply) 3
Channel On Leakage, ID (On), IS (On) ID (On), IS (On) -6 0.01 6 nA VS = VD = ±4.5 V, Figure 16 (dual supply) 3
Input High Voltage, VINH VINH 2.4 V 3
Input Low Voltage, VINL VINL 0.8 V 3
Input Current, IINL or IINH IINL or IINH -0.1 0.005 0.1 μA VIN = VINL or VINH 3
Transition Time 70 150 ns VS1A = +3 V, VS1B = −3 V, RL = 300 Ω, CL = 35 pF, Figure 17 3
tON Enable tON (EN) 100 190 ns RL = 300 Ω, CL = 35 pF, VS = 3 V, Figure 19 3
tOFF Enable tOFF (EN) 55 100 ns RL = 300 Ω, CL = 35 pF, VS = 3 V, Figure 19 3
Break-Before-Make Time Delay, tBBM tBBM 10 20 ns RL = 300 Ω, CL = 35 pF, VS = 3 V, Figure 18 3
IDD IDD 0.001 1 μA Digital inputs = 0 V or 5.5 V (VDD = +5.5 V, VSS = −5.5 V) 4
ISS ISS 0.001 1 μA Digital inputs = 0 V or 5.5 V (VDD = +5.5 V, VSS = −5.5 V) 4
On Resistance, RON RON 210 380 Ω VS = 3.5 V, IDS = −1 mA, Figure 14 (single supply, VDD = 4.5 V, VSS = 0 V, -40°C to +125°C) 5
On Resistance Match Between Channels, ΔRON ΔRON 3 13 Ω VS = 3.5 V, IDS = −1 mA (single supply, -40°C to +125°C) 5
Source Off Leakage, IS (Off) IS (Off) -2 0.01 2 nA VS = 1 V/4.5 V, VD = 4.5 V/1 V, Figure 15 (single supply, VDD = 5.5 V) 5
Drain Off Leakage, ID (Off) ID (Off) -2 0.01 2 nA VS = 1 V/4.5 V, VD = 4.5 V/1 V, Figure 15 (single supply, VDD = 5.5 V) 5
Channel On Leakage, ID (On), IS (On) ID (On), IS (On) -6 0.01 6 nA VS = VD = 4.5 V/1 V, Figure 16 (single supply, VDD = 5.5 V) 5
Transition Time 90 210 ns VS1A = 3 V, VS1B = 0 V, RL = 300 Ω, CL = 35 pF, Figure 17 (single supply) 5
tON Enable tON (EN) 135 275 ns RL = 300 Ω, CL = 35 pF, VS = 3 V, Figure 19 (single supply) 5
tOFF Enable tOFF (EN) 70 135 ns RL = 300 Ω, CL = 35 pF, VS = 3 V, Figure 19 (single supply) 5
Input High Voltage, VINH VINH 2 V 7
Source Off Leakage, IS (Off) IS (Off) -2 0.01 2 nA VS = 1 V/3 V, VD = 3 V/1 V, Figure 15 (VDD = 3.3 V) 7
Drain Off Leakage, ID (Off) ID (Off) -2 0.01 2 nA VS = 1 V/3 V, VD = 3 V/1 V, Figure 15 (VDD = 3.3 V) 7
Channel On Leakage, ID (On), IS (On) ID (On), IS (On) -6 0.01 6 nA VS = VD = 1 V/3 V, Figure 16 (VDD = 3.3 V) 7
Transition Time 170 450 ns VS1A = 2 V, VS1B = 0 V, RL = 300 Ω, CL = 35 pF, Figure 17 (VDD = 3 V) 7
tON Enable tON (EN) 250 530 ns RL = 300 Ω, CL = 35 pF, VS = 2 V, Figure 19 (VDD = 3 V) 7
tOFF Enable tOFF (EN) 110 230 ns RL = 300 Ω, CL = 35 pF, VS = 2 V, Figure 19 (VDD = 3 V) 7
Break-Before-Make Time Delay, tBBM tBBM 10 80 ns RL = 300 Ω, CL = 35 pF, VS1 = 2 V, Figure 18 (VDD = 3 V) 7
IDD IDD 0.001 1 μA Digital inputs = 0 V or 3.3 V (VDD = 3.3 V) 8
VDD to VSS 13 V TA = 25°C 9
VDD to GND -0.3 6.5 V TA = 25°C 9
VSS to GND -6.5 0.3 V TA = 25°C 9
Digital Inputs -0.3 V Upper limit VDD + 0.3 V or 30 mA, whichever occurs first 9
Peak Current, S or D 20 mA Pulsed at 1 ms, 10% duty cycle maximum 9
Continuous Current, S or D 10 mA 9
Operating Temperature Range -40 125 °C 9
Storage Temperature Range -65 150 °C 9
Junction Temperature 150 °C 9
Lead Temperature, Soldering 300 °C 10 sec 9
IR Reflow, Peak Temperature 220 °C <20 sec 9
Reflow, Peak Temperature (Pb-free) 260 °C Printed as 260(+0/−5)°C 9
Time at Peak Temperature 20 40 sec Pb-free reflow 9
θJA Thermal Impedance θJA 150 °C/W TSSOP package 9
θJC Thermal Impedance θJC 27 °C/W TSSOP package 9

CAD (KiCad official)

  • Symbol: ADG636YRUZ-REEL7
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: adg636yruz-reel7-etched.step / adg636yruz-reel7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); adg636yruz-reel7.step / adg636yruz-reel7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (16 pp, sha256 f7effa4e05f21e01, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF