component
ADG417BRZ
Public Made by Adomby adom
Analog Devices Analog Switches, Multiplexers, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
ADG417BRZ
Analog Devices · Analog Switches, Multiplexers · SOIC-8
ADG417BRZ from Analog Devices, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | S | passive | Source terminal of the SPST switch, which may be an input or an output, with signal range VSS to VDD. |
| 2 | NC | unconnected | No connect. |
| 3 | GND | power_in | Ground (0 V) reference. |
| 4 | VDD | power_in | Most positive power supply potential, rated +44 V maximum to VSS and -0.3 V to +25 V to GND. |
| 5 | VL | power_in | Logic power supply (+5 V), rated -0.3 V to VDD + 0.3 V relative to GND. |
| 6 | IN | input | Logic control input, where logic 0 turns the switch ON and logic 1 turns it OFF, with VINL 0.8 V max and VINH 2.4 V min. |
| 7 | VSS | power_in | Most negative power supply potential in dual supplies, which may be connected to GND in single-supply applications. |
| 8 | D | passive | Drain terminal of the SPST switch, which may be an input or an output, with signal range VSS to VDD. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Analog Devices |
| Package | SOIC-8 |
| Category | Interface |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| On Resistance (dual supply), B Version +25°C | RON | 35 | Ω | B Version +25°C; VDD = +13.5 V, VSS = -13.5 V | 2 | ||
| On Resistance (dual supply), B Version -40°C to +85°C | RON | 45 | Ω | B Version -40°C to +85°C; VDD = +13.5 V, VSS = -13.5 V | 2 | ||
| Source OFF Leakage (dual supply), B Version +25°C | IS (OFF) | -0.25 | 0.25 | nA | B Version +25°C; VD = ±15.5 V, VS = 715.5 V; Test Circuit 2 | 2 | |
| Source OFF Leakage (dual supply), B Version -40°C to +85°C | IS (OFF) | -5 | 5 | nA | B Version -40°C to +85°C; VD = ±15.5 V, VS = 715.5 V; Test Circuit 2 | 2 | |
| Drain OFF Leakage (dual supply), B Version +25°C | ID (OFF) | -0.25 | 0.25 | nA | B Version +25°C; VD = ±15.5 V, VS = 715.5 V; Test Circuit 2 | 2 | |
| Drain OFF Leakage (dual supply), B Version -40°C to +85°C | ID (OFF) | -5 | 5 | nA | B Version -40°C to +85°C; VD = ±15.5 V, VS = 715.5 V; Test Circuit 2 | 2 | |
| Channel ON Leakage (dual supply), B Version +25°C | ID, IS (ON) | -0.4 | 0.4 | nA | B Version +25°C; VS = VD = ±15.5 V; Test Circuit 3 | 2 | |
| Channel ON Leakage (dual supply), B Version -40°C to +85°C | ID, IS (ON) | -5 | 5 | nA | B Version -40°C to +85°C; VS = VD = ±15.5 V; Test Circuit 3 | 2 | |
| Input High Voltage | VINH | 2.4 | V | 2 | |||
| Input Low Voltage | VINL | 0.8 | V | 2 | |||
| Input Current (IINL or IINH) | IINL or IINH | -0.5 | 0.5 | µA | 2 | ||
| Turn-ON Time (dual supply), B Version +25°C | tON | 160 | ns | B Version +25°C; RL = 300 Ω, CL = 35 pF; VS = ±10 V; Test Circuit 4 | 2 | ||
| Turn-ON Time (dual supply), B Version -40°C to +85°C | tON | 200 | ns | B Version -40°C to +85°C; RL = 300 Ω, CL = 35 pF; VS = ±10 V; Test Circuit 4 | 2 | ||
| Turn-OFF Time (dual supply), B Version +25°C | tOFF | 100 | ns | B Version +25°C; RL = 300 Ω, CL = 35 pF; VS = ±10 V; Test Circuit 4 | 2 | ||
| Turn-OFF Time (dual supply), B Version -40°C to +85°C | tOFF | 150 | ns | B Version -40°C to +85°C; RL = 300 Ω, CL = 35 pF; VS = ±10 V; Test Circuit 4 | 2 | ||
| Positive Supply Current IDD (dual supply), B Version +25°C | IDD | 1 | µA | B Version +25°C; VDD = +16.5 V, VSS = -16.5 V | 2 | ||
| Positive Supply Current IDD (dual supply), B Version -40°C to +85°C | IDD | 2.5 | µA | B Version -40°C to +85°C; VDD = +16.5 V, VSS = -16.5 V | 2 | ||
| Negative Supply Current ISS (dual supply), B Version +25°C | ISS | 1 | µA | B Version +25°C; VDD = +16.5 V, VSS = -16.5 V | 2 | ||
| Negative Supply Current ISS (dual supply), B Version -40°C to +85°C | ISS | 2.5 | µA | B Version -40°C to +85°C; VDD = +16.5 V, VSS = -16.5 V | 2 | ||
| Logic Supply Current IL (dual supply), B Version +25°C | IL | 1 | µA | B Version +25°C; VDD = +16.5 V, VSS = -16.5 V | 2 | ||
| Logic Supply Current IL (dual supply), B Version -40°C to +85°C | IL | 2.5 | µA | B Version -40°C to +85°C; VDD = +16.5 V, VSS = -16.5 V | 2 | ||
| On Resistance (single supply), B Version +25°C | RON | 60 | Ω | B Version +25°C; VDD = +10.8 V | 3 | ||
| On Resistance (single supply), B Version -40°C to +85°C | RON | 70 | Ω | B Version -40°C to +85°C; VDD = +10.8 V | 3 | ||
| Source OFF Leakage (single supply), B Version +25°C | IS (OFF) | -0.25 | 0.25 | nA | B Version +25°C; VDD = +13.2 V; VD = 12.2 V/1 V, VS = 1 V/12.2 V; Test Circuit 2 | 3 | |
| Source OFF Leakage (single supply), B Version -40°C to +85°C | IS (OFF) | -5 | 5 | nA | B Version -40°C to +85°C; VDD = +13.2 V; VD = 12.2 V/1 V, VS = 1 V/12.2 V; Test Circuit 2 | 3 | |
| Drain OFF Leakage (single supply), B Version +25°C | ID (OFF) | -0.25 | 0.25 | nA | B Version +25°C; VDD = +13.2 V; VD = 12.2 V/1 V, VS = 1 V/12.2 V; Test Circuit 2 | 3 | |
| Drain OFF Leakage (single supply), B Version -40°C to +85°C | ID (OFF) | -5 | 5 | nA | B Version -40°C to +85°C; VDD = +13.2 V; VD = 12.2 V/1 V, VS = 1 V/12.2 V; Test Circuit 2 | 3 | |
| Channel ON Leakage (single supply), B Version +25°C | ID, IS (ON) | -0.4 | 0.4 | nA | B Version +25°C; VDD = +13.2 V; VS = VD = 12.2 V/1 V; Test Circuit 3 | 3 | |
| Channel ON Leakage (single supply), B Version -40°C to +85°C | ID, IS (ON) | -5 | 5 | nA | B Version -40°C to +85°C; VDD = +13.2 V; VS = VD = 12.2 V/1 V; Test Circuit 3 | 3 | |
| Turn-ON Time (single supply), B Version +25°C | tON | 180 | ns | B Version +25°C; RL = 300 Ω, CL = 35 pF; VS = +8 V; Test Circuit 4 | 3 | ||
| Turn-ON Time (single supply), B Version -40°C to +85°C | tON | 250 | ns | B Version -40°C to +85°C; RL = 300 Ω, CL = 35 pF; VS = +8 V; Test Circuit 4 | 3 | ||
| Turn-OFF Time (single supply), B Version +25°C | tOFF | 85 | ns | B Version +25°C; RL = 300 Ω, CL = 35 pF; VS = +8 V; Test Circuit 4 | 3 | ||
| Turn-OFF Time (single supply), B Version -40°C to +85°C | tOFF | 110 | ns | B Version -40°C to +85°C; RL = 300 Ω, CL = 35 pF; VS = +8 V; Test Circuit 4 | 3 | ||
| Positive Supply Current IDD (single supply), B Version +25°C | IDD | 1 | µA | B Version +25°C; VDD = +13.2 V | 3 | ||
| Positive Supply Current IDD (single supply), B Version -40°C to +85°C | IDD | 2.5 | µA | B Version -40°C to +85°C; VDD = +13.2 V | 3 | ||
| Logic Supply Current IL (single supply), B Version +25°C | IL | 1 | µA | B Version +25°C; VDD = +13.2 V | 3 | ||
| Logic Supply Current IL (single supply), B Version -40°C to +85°C | IL | 2.5 | µA | B Version -40°C to +85°C; VDD = +13.2 V | 3 | ||
| Analog Signal Range (single supply) | 0 | V | Single supply; signal range 0 to VDD | 3 | |||
| VDD to VSS | VDD, VSS | 44 | V | 4 | |||
| VDD to GND | VDD, GND | -0.3 | 25 | V | 4 | ||
| VSS to GND | VSS, GND | -25 | 0.3 | V | 4 | ||
| VL to GND (upper limit printed as VDD + 0.3 V) | VL, GND | -0.3 | V | Upper limit VDD + 0.3 V | 4 | ||
| Analog, Digital Inputs current (whichever occurs first) | 30 | mA | Whichever occurs first with voltage VSS, 2 V to VDD + 2 V | 4 | |||
| Continuous Current, S or D | 30 | mA | 4 | ||||
| Peak Current, S or D | 100 | mA | Pulsed at 1 ms, 10% duty cycle max | 4 | |||
| Storage Temperature Range | -65 | 150 | °C | 4 | |||
| Junction Temperature | 150 | °C | 4 | ||||
| SOIC Package Power Dissipation | 400 | mW | SOIC package | 4 | |||
| Lead Temperature, Soldering, Vapor Phase | 215 | °C | Vapor phase, 60 sec | 4 | |||
| Lead Temperature, Soldering, Infrared | 220 | °C | Infrared, 15 sec | 4 | |||
| Operating Temperature Range (Industrial, B Version) | -40 | 85 | °C | B Version | 4 | ||
| VDD supply tolerance (nominal +15 V) | VDD | -10 | 10 | % | Dual supply, nominal VDD = +15 V ±10% | 2 | |
| VSS supply tolerance (nominal -15 V) | VSS | -10 | 10 | % | Dual supply, nominal VSS = -15 V ±10% | 2 | |
| VL supply tolerance (nominal +5 V) | VL | -10 | 10 | % | Dual supply, nominal VL = +5 V ±10% | 2 | |
| VDD supply tolerance (nominal +12 V, single supply) | VDD | -10 | 10 | % | Single supply, nominal VDD = +12 V ±10%, VSS = 0 V | 3 | |
| VL supply tolerance (nominal +5 V, single supply) | VL | -10 | 10 | % | Single supply, nominal VL = +5 V ±10% | 3 | |
| Minimum single supply for functional operation | VDD | 5 | V | Stated as remaining functional with single supplies as low as +5 V | 1 | ||
| Thermal Impedance θJA (SOIC package) | θJA | 155 | °C/W | SOIC package | 4 |
CAD (KiCad official)
- Symbol:
ADG417BRZ - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
adg417brz-etched.step/adg417brz-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);adg417brz.step/adg417brz.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Analog Devices datasheet (8 pp, sha256
6af3efd90682d9ab, retrieved 2026-10-21, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# ADG417BRZ
**Analog Devices** · Analog Switches, Multiplexers · SOIC-8
ADG417BRZ from Analog Devices, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | S | passive | Source terminal of the SPST switch, which may be an input or an output, with signal range VSS to VDD. |
| 2 | NC | unconnected | No connect. |
| 3 | GND | power_in | Ground (0 V) reference. |
| 4 | VDD | power_in | Most positive power supply potential, rated +44 V maximum to VSS and -0.3 V to +25 V to GND. |
| 5 | VL | power_in | Logic power supply (+5 V), rated -0.3 V to VDD + 0.3 V relative to GND. |
| 6 | IN | input | Logic control input, where logic 0 turns the switch ON and logic 1 turns it OFF, with VINL 0.8 V max and VINH 2.4 V min. |
| 7 | VSS | power_in | Most negative power supply potential in dual supplies, which may be connected to GND in single-supply applications. |
| 8 | D | passive | Drain terminal of the SPST switch, which may be an input or an output, with signal range VSS to VDD. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Analog Devices |
| Package | SOIC-8 |
| Category | Interface |
| Pins | 8 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| On Resistance (dual supply), B Version +25°C | RON | | | 35 | Ω | B Version +25°C; VDD = +13.5 V, VSS = -13.5 V | 2 |
| On Resistance (dual supply), B Version -40°C to +85°C | RON | | | 45 | Ω | B Version -40°C to +85°C; VDD = +13.5 V, VSS = -13.5 V | 2 |
| Source OFF Leakage (dual supply), B Version +25°C | IS (OFF) | -0.25 | | 0.25 | nA | B Version +25°C; VD = ±15.5 V, VS = 715.5 V; Test Circuit 2 | 2 |
| Source OFF Leakage (dual supply), B Version -40°C to +85°C | IS (OFF) | -5 | | 5 | nA | B Version -40°C to +85°C; VD = ±15.5 V, VS = 715.5 V; Test Circuit 2 | 2 |
| Drain OFF Leakage (dual supply), B Version +25°C | ID (OFF) | -0.25 | | 0.25 | nA | B Version +25°C; VD = ±15.5 V, VS = 715.5 V; Test Circuit 2 | 2 |
| Drain OFF Leakage (dual supply), B Version -40°C to +85°C | ID (OFF) | -5 | | 5 | nA | B Version -40°C to +85°C; VD = ±15.5 V, VS = 715.5 V; Test Circuit 2 | 2 |
| Channel ON Leakage (dual supply), B Version +25°C | ID, IS (ON) | -0.4 | | 0.4 | nA | B Version +25°C; VS = VD = ±15.5 V; Test Circuit 3 | 2 |
| Channel ON Leakage (dual supply), B Version -40°C to +85°C | ID, IS (ON) | -5 | | 5 | nA | B Version -40°C to +85°C; VS = VD = ±15.5 V; Test Circuit 3 | 2 |
| Input High Voltage | VINH | 2.4 | | | V | | 2 |
| Input Low Voltage | VINL | | | 0.8 | V | | 2 |
| Input Current (IINL or IINH) | IINL or IINH | -0.5 | | 0.5 | µA | | 2 |
| Turn-ON Time (dual supply), B Version +25°C | tON | | | 160 | ns | B Version +25°C; RL = 300 Ω, CL = 35 pF; VS = ±10 V; Test Circuit 4 | 2 |
| Turn-ON Time (dual supply), B Version -40°C to +85°C | tON | | | 200 | ns | B Version -40°C to +85°C; RL = 300 Ω, CL = 35 pF; VS = ±10 V; Test Circuit 4 | 2 |
| Turn-OFF Time (dual supply), B Version +25°C | tOFF | | | 100 | ns | B Version +25°C; RL = 300 Ω, CL = 35 pF; VS = ±10 V; Test Circuit 4 | 2 |
| Turn-OFF Time (dual supply), B Version -40°C to +85°C | tOFF | | | 150 | ns | B Version -40°C to +85°C; RL = 300 Ω, CL = 35 pF; VS = ±10 V; Test Circuit 4 | 2 |
| Positive Supply Current IDD (dual supply), B Version +25°C | IDD | | | 1 | µA | B Version +25°C; VDD = +16.5 V, VSS = -16.5 V | 2 |
| Positive Supply Current IDD (dual supply), B Version -40°C to +85°C | IDD | | | 2.5 | µA | B Version -40°C to +85°C; VDD = +16.5 V, VSS = -16.5 V | 2 |
| Negative Supply Current ISS (dual supply), B Version +25°C | ISS | | | 1 | µA | B Version +25°C; VDD = +16.5 V, VSS = -16.5 V | 2 |
| Negative Supply Current ISS (dual supply), B Version -40°C to +85°C | ISS | | | 2.5 | µA | B Version -40°C to +85°C; VDD = +16.5 V, VSS = -16.5 V | 2 |
| Logic Supply Current IL (dual supply), B Version +25°C | IL | | | 1 | µA | B Version +25°C; VDD = +16.5 V, VSS = -16.5 V | 2 |
| Logic Supply Current IL (dual supply), B Version -40°C to +85°C | IL | | | 2.5 | µA | B Version -40°C to +85°C; VDD = +16.5 V, VSS = -16.5 V | 2 |
| On Resistance (single supply), B Version +25°C | RON | | | 60 | Ω | B Version +25°C; VDD = +10.8 V | 3 |
| On Resistance (single supply), B Version -40°C to +85°C | RON | | | 70 | Ω | B Version -40°C to +85°C; VDD = +10.8 V | 3 |
| Source OFF Leakage (single supply), B Version +25°C | IS (OFF) | -0.25 | | 0.25 | nA | B Version +25°C; VDD = +13.2 V; VD = 12.2 V/1 V, VS = 1 V/12.2 V; Test Circuit 2 | 3 |
| Source OFF Leakage (single supply), B Version -40°C to +85°C | IS (OFF) | -5 | | 5 | nA | B Version -40°C to +85°C; VDD = +13.2 V; VD = 12.2 V/1 V, VS = 1 V/12.2 V; Test Circuit 2 | 3 |
| Drain OFF Leakage (single supply), B Version +25°C | ID (OFF) | -0.25 | | 0.25 | nA | B Version +25°C; VDD = +13.2 V; VD = 12.2 V/1 V, VS = 1 V/12.2 V; Test Circuit 2 | 3 |
| Drain OFF Leakage (single supply), B Version -40°C to +85°C | ID (OFF) | -5 | | 5 | nA | B Version -40°C to +85°C; VDD = +13.2 V; VD = 12.2 V/1 V, VS = 1 V/12.2 V; Test Circuit 2 | 3 |
| Channel ON Leakage (single supply), B Version +25°C | ID, IS (ON) | -0.4 | | 0.4 | nA | B Version +25°C; VDD = +13.2 V; VS = VD = 12.2 V/1 V; Test Circuit 3 | 3 |
| Channel ON Leakage (single supply), B Version -40°C to +85°C | ID, IS (ON) | -5 | | 5 | nA | B Version -40°C to +85°C; VDD = +13.2 V; VS = VD = 12.2 V/1 V; Test Circuit 3 | 3 |
| Turn-ON Time (single supply), B Version +25°C | tON | | | 180 | ns | B Version +25°C; RL = 300 Ω, CL = 35 pF; VS = +8 V; Test Circuit 4 | 3 |
| Turn-ON Time (single supply), B Version -40°C to +85°C | tON | | | 250 | ns | B Version -40°C to +85°C; RL = 300 Ω, CL = 35 pF; VS = +8 V; Test Circuit 4 | 3 |
| Turn-OFF Time (single supply), B Version +25°C | tOFF | | | 85 | ns | B Version +25°C; RL = 300 Ω, CL = 35 pF; VS = +8 V; Test Circuit 4 | 3 |
| Turn-OFF Time (single supply), B Version -40°C to +85°C | tOFF | | | 110 | ns | B Version -40°C to +85°C; RL = 300 Ω, CL = 35 pF; VS = +8 V; Test Circuit 4 | 3 |
| Positive Supply Current IDD (single supply), B Version +25°C | IDD | | | 1 | µA | B Version +25°C; VDD = +13.2 V | 3 |
| Positive Supply Current IDD (single supply), B Version -40°C to +85°C | IDD | | | 2.5 | µA | B Version -40°C to +85°C; VDD = +13.2 V | 3 |
| Logic Supply Current IL (single supply), B Version +25°C | IL | | | 1 | µA | B Version +25°C; VDD = +13.2 V | 3 |
| Logic Supply Current IL (single supply), B Version -40°C to +85°C | IL | | | 2.5 | µA | B Version -40°C to +85°C; VDD = +13.2 V | 3 |
| Analog Signal Range (single supply) | | 0 | | | V | Single supply; signal range 0 to VDD | 3 |
| VDD to VSS | VDD, VSS | | | 44 | V | | 4 |
| VDD to GND | VDD, GND | -0.3 | | 25 | V | | 4 |
| VSS to GND | VSS, GND | -25 | | 0.3 | V | | 4 |
| VL to GND (upper limit printed as VDD + 0.3 V) | VL, GND | -0.3 | | | V | Upper limit VDD + 0.3 V | 4 |
| Analog, Digital Inputs current (whichever occurs first) | | | | 30 | mA | Whichever occurs first with voltage VSS, 2 V to VDD + 2 V | 4 |
| Continuous Current, S or D | | | | 30 | mA | | 4 |
| Peak Current, S or D | | | | 100 | mA | Pulsed at 1 ms, 10% duty cycle max | 4 |
| Storage Temperature Range | | -65 | | 150 | °C | | 4 |
| Junction Temperature | | | | 150 | °C | | 4 |
| SOIC Package Power Dissipation | | | | 400 | mW | SOIC package | 4 |
| Lead Temperature, Soldering, Vapor Phase | | | | 215 | °C | Vapor phase, 60 sec | 4 |
| Lead Temperature, Soldering, Infrared | | | | 220 | °C | Infrared, 15 sec | 4 |
| Operating Temperature Range (Industrial, B Version) | | -40 | | 85 | °C | B Version | 4 |
| VDD supply tolerance (nominal +15 V) | VDD | -10 | | 10 | % | Dual supply, nominal VDD = +15 V ±10% | 2 |
| VSS supply tolerance (nominal -15 V) | VSS | -10 | | 10 | % | Dual supply, nominal VSS = -15 V ±10% | 2 |
| VL supply tolerance (nominal +5 V) | VL | -10 | | 10 | % | Dual supply, nominal VL = +5 V ±10% | 2 |
| VDD supply tolerance (nominal +12 V, single supply) | VDD | -10 | | 10 | % | Single supply, nominal VDD = +12 V ±10%, VSS = 0 V | 3 |
| VL supply tolerance (nominal +5 V, single supply) | VL | -10 | | 10 | % | Single supply, nominal VL = +5 V ±10% | 3 |
| Minimum single supply for functional operation | VDD | 5 | | | V | Stated as remaining functional with single supplies as low as +5 V | 1 |
| Thermal Impedance θJA (SOIC package) | θJA | | 155 | | °C/W | SOIC package | 4 |
## CAD (KiCad official)
- Symbol: `ADG417BRZ`
- Footprint: `Package_SO:SOIC-8_3.9x4.9mm_P1.27mm`
- 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files: `adg417brz-etched.step` / `adg417brz-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `adg417brz.step` / `adg417brz.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Analog Devices datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588901770181955584) (8 pp, sha256 `6af3efd90682d9ab`, retrieved 2026-10-21, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/adg417brz-datasheet.pdf)