Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

ADG1611BRUZ-REEL7

Analog Devices · Analog Switches, Multiplexers · TSSOP-16

ADG1611BRUZ-REEL7 from Analog Devices, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN1 input Logic control input for switch 1; 3 V logic-compatible with VINH of 2.0 V min and VINL of 0.8 V max.
2 D1 bidirectional Drain terminal of switch 1, which can be an input or output.
3 S1 bidirectional Source terminal of switch 1, which can be an input or output.
4 VSS power_in Most negative power supply potential; VDD to VSS absolute maximum is 18 V.
5 GND power_in Ground (0 V) reference.
6 S4 bidirectional Source terminal of switch 4, which can be an input or output.
7 D4 bidirectional Drain terminal of switch 4, which can be an input or output.
8 IN4 input Logic control input for switch 4; 3 V logic-compatible with VINH of 2.0 V min and VINL of 0.8 V max.
9 IN3 input Logic control input for switch 3; 3 V logic-compatible with VINH of 2.0 V min and VINL of 0.8 V max.
10 D3 bidirectional Drain terminal of switch 3, which can be an input or output.
11 S3 bidirectional Source terminal of switch 3, which can be an input or output.
12 NIC unconnected Not internally connected.
13 VDD power_in Most positive power supply potential; VDD to GND absolute maximum is 18 V.
14 S2 bidirectional Source terminal of switch 2, which can be an input or output.
15 D2 bidirectional Drain terminal of switch 2, which can be an input or output.
16 IN2 input Logic control input for switch 2; 3 V logic-compatible with VINH of 2.0 V min and VINL of 0.8 V max.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package TSSOP-16
Category Interface
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
On Resistance (RON), ±5 V dual supply RON 1 1.6 Ω VDD = ±4.5 V, VSS = ±4.5 V 3
On Resistance Match Between Channels (∆RON), ±5 V ∆RON 0.04 0.1 Ω VS = ±4.5 V, IS = −10 mA 3
On Resistance Flatness (RFLAT(ON)), ±5 V RFLAT(ON) 0.2 0.34 Ω VS = ±4.5 V, IS = −10 mA 3
Source Off Leakage, ±5 V IS(Off) -6 0.1 6 nA VS = ±4.5 V, VD = ∓4.5 V; see Figure 25 3
Drain Off Leakage, ±5 V ID(Off) -6 0.1 6 nA VS = ±4.5 V, VD = ∓4.5 V; see Figure 25 3
Channel On Leakage, ±5 V ID, IS(On) -10 0.2 10 nA VS = VD = ±4.5 V; see Figure 26 3
Input High Voltage VINH 2 V 3
Input Low Voltage VINL 0.8 V 3
Input Current (digital inputs) IINL or IINH -0.1 0.005 0.1 µA VIN = VGND or VDD 3
Turn-On Time tON, ±5 V tON 165 285 ns VS = 2.5 V; see Figure 31 3
Turn-Off Time tOFF, ±5 V tOFF 105 159 ns VS = 2.5 V; see Figure 31 3
Positive Supply Current IDD, ±5 V IDD 0.001 1 µA Digital inputs = 0 V or VDD 3
Supply Voltage Range, dual supply (VDD/VSS) VDD/VSS 3.3 8 V 3
On Resistance (RON), 12 V single supply RON 0.95 1.45 Ω VDD = 10.8 V, VSS = 0 V 4
On Resistance Match Between Channels (∆RON), 12 V ∆RON 0.03 0.08 Ω VS = 0 V to 10 V, IS = −10 mA 4
On Resistance Flatness (RFLAT(ON)), 12 V RFLAT(ON) 0.2 0.32 Ω VS = 0 V to 10 V, IS = −10 mA 4
Source Off Leakage, 12 V IS(Off) -6 0.1 6 nA VS = 1 V/10 V, VS = 10 V/1 V, see Figure 25 4
Drain Off Leakage, 12 V ID(Off) -6 0.1 6 nA VS = 1 V/10 V, VS = 10 V/1 V see Figure 25 4
Channel On Leakage, 12 V ID, IS(On) -10 0.2 10 nA VS = VD = 1V or 10 V; see Figure 26 4
Turn-On Time tON, 12 V tON 125 215 ns VS = 8 V; see Figure 31 4
Turn-Off Time tOFF, 12 V tOFF 75 99 ns VS = 8 V; see Figure 31 4
Positive Supply Current IDD, 12 V, digital inputs 0 V or VDD IDD 0.001 1 µA Digital inputs = 0 V or VDD 4
Positive Supply Current IDD, 12 V, digital inputs at 5 V IDD 320 480 µA Digital inputs = 5 V 4
Supply Voltage Range, single supply (VDD) VDD 3.3 16 V 4
On Resistance (RON), 5 V single supply RON 1.7 2.7 Ω VDD = 4.5 V, VSS = 0 V 5
On Resistance Match Between Channels (∆RON), 5 V ∆RON 0.05 0.15 Ω VS = 0 V to 4.5 V, IS = −10 mA 5
On Resistance Flatness (RFLAT(ON)), 5 V RFLAT(ON) 0.4 0.6 Ω VS = 0 V to 4.5 V, IS = −10 mA 5
Source Off Leakage, 5 V IS(Off) -6 0.05 6 nA VS = 1V/4.5 V, VD = 4.5 V/1V; see Figure 25 5
Drain Off Leakage, 5 V ID(Off) -6 0.05 6 nA VS = 1V/4.5 V, VD = 4.5 V/1V; see Figure 25 5
Channel On Leakage, 5 V ID, IS(On) -10 0.15 10 nA VS = VD = 1 V or 4.5 V; see Figure 26 5
Turn-On Time tON, 5 V tON 215 376 ns VS = 2.5 V; see Figure 31 5
Turn-Off Time tOFF, 5 V tOFF 115 180 ns VS = 2.5 V; see Figure 31 5
Positive Supply Current IDD, 5 V IDD 0.001 1 µA Digital inputs = 0 V or VDD 5
Source Off Leakage, 3.3 V IS(Off) -6 0.02 6 nA VS = 0.6 V/3 V, VD = 3 V/0.6 V; see Figure 25 6
Drain Off Leakage, 3.3 V ID(Off) -6 0.02 6 nA VS = 0.6 V/3 V, VD = 3 V/0.6 V; see Figure 25 6
Channel On Leakage, 3.3 V ID, IS(On) -10 0.1 10 nA VS = VD = 0.6 V or 3 V; see Figure 26 6
Turn-On Time tON, 3.3 V tON 350 603 ns VS = 1.5 V; see Figure 31 6
Turn-Off Time tOFF, 3.3 V tOFF 190 300 ns VS = 1.5 V; see Figure 31 6
Positive Supply Current IDD, 3.3 V IDD 0.001 1 µA Digital inputs = 0 V or VDD 6
Continuous Current per Channel S or D, 125°C, TSSOP, VDD = +5 V, VSS = −5 V 70 mA VDD = +5 V, VSS = −5 V; TSSOP (θJA = 150.4°C/W) 7
Continuous Current per Channel S or D, 125°C, TSSOP, VDD = 12 V, VSS = 0 V 84 mA VDD = 12 V, VSS = 0 V; TSSOP (θJA = 150.4°C/W) 7
Continuous Current per Channel S or D, 125°C, TSSOP, VDD = 5 V, VSS = 0 V 63 mA VDD = 5 V, VSS = 0 V; TSSOP (θJA = 150.4°C/W) 7
Continuous Current per Channel S or D, 125°C, TSSOP, VDD = 3.3 V, VSS = 0 V 70 mA VDD = 3.3 V, VSS = 0 V; TSSOP (θJA = 150.4°C/W) 7
VDD to VSS 18 V 8
VDD to GND -0.3 18 V 8
VSS to GND -18 0.3 V 8
Peak Current, S or D 630 mA pulsed at 1 ms, 10% duty-cycle maximum 8
Operating Temperature Range (Industrial, Y Version) TA -40 125 °C 8
Storage Temperature Range -65 150 °C 8
Junction Temperature 150 °C 8
Reflow Soldering Peak Temperature 260 °C Pb free 8
Thermal Impedance θJA, 16-Lead TSSOP θJA 150.4 °C/W 2-Layer Board 8

CAD (KiCad official)

  • Symbol: ADG1611BRUZ-REEL7
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: adg1611bruz-reel7-etched.step / adg1611bruz-reel7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); adg1611bruz-reel7.step / adg1611bruz-reel7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (16 pp, sha256 d8639d618bf86c52, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF