Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

ADF4002BRUZ

Analog Devices · RF Detectors · TSSOP-16

ADF4002BRUZ from Analog Devices, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RSET passive Charge pump current setting resistor to CPGND; range 3.0 to 11 kΩ at nominal 0.66 V.
2 CP output Charge pump output (±0.625 to 5.44 mA) to external loop filter for VCO control.
3 CPGND power_in Charge pump ground return path.
4 AGND power_in Analog ground return path for RF input stage.
5 RFINB input Complementary RF input; 100 pF bypass capacitor to ground plane required.
6 RFINA input RF input (5 to 400 MHz, −10 to 0 dBm), AC-coupled from external VCO.
7 AVDD power_in Analog power supply (2.7 to 3.3 V, must equal DVDD) with decoupling to analog ground plane.
8 REFIN input Reference input (20 to 300 MHz, 0.8 VDD p-p sensitivity), CMOS level with 100 kΩ input resistance.
9 DGND power_in Digital ground return path for digital logic circuits.
10 CE input Chip enable; low powers down device immediately, high enables based on power-down bit F2.
11 CLK input Serial clock input (maximum 20 MHz) for shifting data into 24-bit register on rising edge.
12 DATA input Serial data input (MSB first), 24-bit format with control bits C2, C1 in two LSBs.
13 LE input Load enable input; transfers shift register data to selected latch (control bits C2, C1) on rising edge.
14 MUXOUT output Programmable multiplexer output for digital/analog lock detect, R counter, or N counter via M3, M2, M1 control bits.
15 DVDD power_in Digital power supply (2.7 to 3.3 V, must equal AVDD) with decoupling to digital ground plane.
16 VP power_in Charge pump power supply (AVDD to 5.5 V) for extended VCO tuning range up to 5 V in 3 V systems.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package TSSOP-16
Category RF And Wireless
Pins 16

CAD (KiCad official)

  • Symbol: ADF4002BRUZ
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: adf4002bruz-etched.step / adf4002bruz-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); adf4002bruz.step / adf4002bruz.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (20 pp, sha256 fc5279ef463a7fa2, retrieved 2026-09-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF