main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 18h ago
viewers adc122s706cimtx: viewers · Ray 18h ago
adc122s706cimtx-etched.glb adc122s706cimtx: factory component page (tier=lcsc) · Ray 18h ago
adc122s706cimtx-etched.step adc122s706cimtx: factory component page (tier=lcsc) · Ray 18h ago
adc122s706cimtx-hero.glb adc122s706cimtx: hero GLB from the etched model (keeps the MPN mark) · Ray 18h ago
adc122s706cimtx-hero.overlay.json Publish 0.1.0 · Ray 18h ago
adc122s706cimtx.glb Publish 0.1.0 · Ray 18h ago
adc122s706cimtx.kicad_mod Publish 0.1.0 · Ray 18h ago
adc122s706cimtx.kicad_sym Publish 0.1.0 · Ray 18h ago
adc122s706cimtx.lbr Publish 0.1.0 · Ray 18h ago
adc122s706cimtx.step Publish 0.1.0 · Ray 18h ago
package.json Publish 0.1.0 · Ray 18h ago
page.json Set visibility: public · Ray 18h ago
README.md Initial commit: component/adc122s706cimtx · Ray 18h ago

ADC122S706CIMTX

Texas Instruments · Analog To Digital Converters (ADC) · TSSOP-14

ADC122S706CIMTX from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VREF power_in Voltage reference input that must be between 1V and VA, decoupled to GND with at least 0.1 µF ceramic (1.0 µF to 10 µF bulk in parallel recommended).
2 CHA+ input Non-inverting positive analog input for the differential signal on Channel A.
3 CHA− input Inverting negative analog input for the differential signal on Channel A.
4 GND power_in Ground reference point for all signals applied to the ADC122S706.
5 CHB- input Inverting negative analog input for the differential signal on Channel B.
6 CHB+ input Non-inverting positive analog input for the differential signal on Channel B.
7 VA power_in Analog supply input that must be between 4.5V and 5.5V, decoupled to GND with 0.1 µF ceramic in parallel with 1.0 µF to 10 µF bulk.
8 DUAL input Output mode select: logic high routes Channel A to DOUTA and Channel B to DOUTB; logic low routes both results to DOUTA (A first) with DOUTB high impedance.
9 GND power_in Ground reference point for all signals applied to the ADC122S706.
10 VD power_in Digital supply input that must be between 2.7V and VA, decoupled to GND with 0.1 µF ceramic in parallel with 1.0 µF to 10 µF bulk.
11 DOUTA output Serial data output for Channel A, 4 null bits then 12 data bits MSB first, clocked out on SCLK falling edges and generally valid on rising edges.
12 DOUTB output Serial data output for Channel B, 4 null bits then 12 data bits MSB first, clocked out on SCLK falling edges; high impedance when DUAL is logic low.
13 SCLK input Serial clock that controls data transfer and serves as the conversion clock, operated within 8 MHz to 16 MHz.
14 CS input Active-low chip select: Normal Mode when LOW and Power-Down Mode when HIGH, with a conversion beginning on the falling edge of CS.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Data Acquisition
Pins 14

CAD (KiCad official)

  • Symbol: ADC122S706CIMTX
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: adc122s706cimtx-etched.step / adc122s706cimtx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); adc122s706cimtx.step / adc122s706cimtx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (34 pp, sha256 a9196ee2d5d59e90, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF