component

ADC121S101CIMF

Public Made by Adom

by adom

Texas Instruments Analog To Digital Converters (ADC), SOT-23-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentdata acquisitionadc121s101cimffactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs adc121s101cimf: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
viewers adc121s101cimf: viewers · Ray 1mo ago
adc121s101cimf-etched.fit.json adc121s101cimf: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
adc121s101cimf-etched.glb adc121s101cimf: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
adc121s101cimf-etched.step adc121s101cimf: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
adc121s101cimf.glb Publish 0.1.0 · Ray 1mo ago
adc121s101cimf.kicad_mod Publish 0.1.0 · Ray 1mo ago
adc121s101cimf.kicad_sym Publish 0.1.0 · Ray 1mo ago
adc121s101cimf.lbr Publish 0.1.0 · Ray 1mo ago
adc121s101cimf.step Publish 0.1.0 · Ray 1mo ago
package.json adc121s101cimf: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 1mo ago
page.json adc121s101cimf: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 1mo ago
README.md Initial commit: component/adc121s101cimf · Ray 1mo ago

ADC121S101CIMF

Texas Instruments · Analog To Digital Converters (ADC) · SOT-23-6

ADC121S101CIMF from Texas Instruments, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VA power_in Positive supply pin; connect to 2.7 V to 5.25 V source and bypass to GND with 1 µF capacitor and 0.1 µF monolithic capacitor located within 1 cm of the power pin.
2 GND power_in Ground return for the supply and signals.
3 VIN power_in Analog input; signal can range from 0 V to VA.
4 SCLK input Digital clock input; clock directly controls the conversion and readout processes.
5 SDATA output Digital data output; samples are clocked out on falling edges of SCLK pin.
6 CS input Chip select; on the falling edge of CS, a conversion process begins.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-6
Category Data Acquisition
Pins 6

CAD (KiCad official)

  • Symbol: ADC121S101CIMF
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: adc121s101cimf-etched.step / adc121s101cimf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); adc121s101cimf.step / adc121s101cimf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (31 pp, sha256 466e972e427500ee, retrieved 2026-09-24, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF