main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 21h ago
viewers adc102s021cimmx: viewers · Ray 21h ago
adc102s021cimmx-etched.glb adc102s021cimmx: factory component page (tier=lcsc) · Ray 21h ago
adc102s021cimmx-etched.step adc102s021cimmx: factory component page (tier=lcsc) · Ray 21h ago
adc102s021cimmx-hero.glb Publish 0.1.0 · Ray 21h ago
adc102s021cimmx-hero.overlay.json Publish 0.1.0 · Ray 21h ago
adc102s021cimmx.glb Publish 0.1.0 · Ray 21h ago
adc102s021cimmx.kicad_mod Publish 0.1.0 · Ray 21h ago
adc102s021cimmx.kicad_sym Publish 0.1.0 · Ray 21h ago
adc102s021cimmx.lbr Publish 0.1.0 · Ray 21h ago
adc102s021cimmx.step Publish 0.1.0 · Ray 21h ago
package.json adc102s021cimmx: LCSC part number C2670151 (was published as the bare integer) · Ray 6h ago
page.json adc102s021cimmx: LCSC part number C2670151 (was published as the bare integer) · Ray 6h ago
README.md Initial commit: component/adc102s021cimmx · Ray 21h ago

ADC102S021CIMMX

Texas Instruments · Analog To Digital Converters (ADC) · VSSOP-8

ADC102S021CIMMX from Texas Instruments, in a VSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CS input Chip select. On the falling edge of CS, a conversion process begins. Conversions continue as long as CS is held low.
2 VA power_in Positive supply pin. This pin should be connected to a quiet +2.7V to +5.25V source and bypassed to GND with a 1 µF capacitor and a 0.1 µF monolithic capacitor located within 1 cm of the power pin.
3 GND power_in The ground return for the die.
4 IN2 input Analog input. This signal can range from 0V to VA.
5 IN1 input Analog input. This signal can range from 0V to VA.
6 DIN input Digital data input. The ADC102S021's Control Register is loaded through this pin on rising edges of the SCLK pin.
7 DOUT output Digital data output. The output samples are clocked out of this pin on falling edges of the SCLK pin.
8 SCLK input Digital clock input. This clock directly controls the conversion and readout processes.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VSSOP-8
Category Data Acquisition
Pins 8

CAD (KiCad official)

  • Symbol: ADC102S021CIMMX
  • Footprint: Package_SO:VSSOP-8_2.3x2mm_P0.5mm
  • 3D model: VSSOP-8 (KiCad packages3D, STEP)
  • 3D model files: adc102s021cimmx-etched.step / adc102s021cimmx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); adc102s021cimmx.step / adc102s021cimmx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (28 pp, sha256 646f63f9ba66b44e, retrieved 2026-10-06, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF