Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

ADC088S052CIMT

Texas Instruments · Analog To Digital Converters (ADC) · TSSOP-16

ADC088S052CIMT from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CS input Chip select: a falling edge on CS starts a conversion, and conversions continue as long as CS is held low.
2 VA power_in Positive analog supply, rated +2.7V to +5.25V; it is also used as the reference voltage and should be bypassed to GND with 1 µF and 0.1 µF monolithic ceramic capacitors within 1 cm of the pin.
3 AGND power_in Ground return for the analog supply and signals.
4 IN0 input Analog input channel 0, which can range from 0V to VREF (VA).
5 IN1 input Analog input channel 1, which can range from 0V to VREF (VA).
6 IN2 input Analog input channel 2, which can range from 0V to VREF (VA).
7 IN3 input Analog input channel 3, which can range from 0V to VREF (VA).
8 IN4 input Analog input channel 4, which can range from 0V to VREF (VA).
9 IN5 input Analog input channel 5, which can range from 0V to VREF (VA).
10 IN6 input Analog input channel 6, which can range from 0V to VREF (VA).
11 IN7 input Analog input channel 7, which can range from 0V to VREF (VA).
12 DGND power_in Ground return for the digital supply and signals.
13 VD power_in Positive digital supply, which must be between +2.7V and VA and bypassed to GND with a 0.1 µF monolithic ceramic capacitor located within 1 cm of the pin.
14 DIN input Digital data input: the Control Register is loaded through this pin on rising edges of SCLK.
15 DOUT output Digital data output: output samples are clocked out of this pin on the falling edges of SCLK.
16 SCLK input Digital clock input with a specified performance range of 3.2 MHz to 8 MHz, which directly controls the conversion and readout processes.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-16
Category Data Acquisition
Pins 16

CAD (KiCad official)

  • Symbol: ADC088S052CIMT
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: adc088s052cimt-etched.step / adc088s052cimt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); adc088s052cimt.step / adc088s052cimt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (28 pp, sha256 37424fbe66d0ed35, retrieved 2026-10-11, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF