main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers ada4899-1yrdz-r7: viewers · Ray 7d ago
ada4899-1yrdz-r7-etched.glb Publish 0.1.0 · Ray 7d ago
ada4899-1yrdz-r7-etched.step ada4899-1yrdz-r7: factory component page (tier=lcsc) · Ray 7d ago
ada4899-1yrdz-r7-hero.glb ada4899-1yrdz-r7: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
ada4899-1yrdz-r7-hero.overlay.json Publish 0.1.0 · Ray 7d ago
ada4899-1yrdz-r7.glb Publish 0.1.0 · Ray 7d ago
ada4899-1yrdz-r7.kicad_mod Publish 0.1.0 · Ray 7d ago
ada4899-1yrdz-r7.kicad_sym Publish 0.1.0 · Ray 7d ago
ada4899-1yrdz-r7.lbr Publish 0.1.0 · Ray 7d ago
ada4899-1yrdz-r7.step Publish 0.1.0 · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago

ADA4899-1YRDZ-R7

Analog Devices · Operational Amplifier · SOIC-8-EP

ADA4899-1YRDZ-R7 from Analog Devices, in a SOIC-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 FEEDBACK passive Dedicated feedback pin connected internally to the output, placed on the opposite side of the package from the inverting input to ease connecting the feedback network to -IN.
2 -IN input Inverting input; differential input voltage is limited to ±1.2 V and ±10 mA by internal protection diodes.
3 +IN input Noninverting input; differential input voltage is limited to ±1.2 V and ±10 mA by internal protection diodes.
4 -VS power_in Negative supply pin, isolated from the inputs for low second harmonic distortion; operating supply range is 4.5 V to 12 V total.
5 -VS power_in Second negative supply pin (unused pin 5 of the standard SOIC pinout), allowing either an input-isolated or a traditional board layout.
6 VOUT output Amplifier output, which drives 100 Ω loads and has a short-circuit current of 160/200 mA sinking/sourcing at ±5 V.
7 +VS power_in Positive supply pin; operating supply range is 4.5 V to 12 V, with 12.6 V absolute maximum.
8 DISABLE input Three-state input: pulling it low (below 2.4 V for ±5 V supply) disables the output, floating gives normal operation, and pulling it within 0.7 V of +VS (4.3 V to 5 V) enables input bias current cancellation.
9 EPAD passive Exposed pad on the bottom of the package, which must be soldered to the ground plane for electrical and thermal performance.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package SOIC-8-EP
Category Amplifiers/Comparators
Pins 9

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Offset Voltage (±5 V supply) 35 230 µV 3
Input Bias Current, DISABLE pin floating (±5 V supply) -6 -12 µA DISABLE pin floating 3
Input Bias Current, DISABLE pin = +VS (±5 V supply) -0.1 -1 µA DISABLE pin = +VS 3
Input Bias Offset Current (±5 V supply) 0.05 0.7 µA 3
Open-Loop Gain (±5 V supply) 82 85 dB 3
Input Common-Mode Voltage Range (±5 V supply) -3.7 3.7 V 3
Common-Mode Rejection Ratio (±5 V supply) 98 130 dB 3
DISABLE Input Threshold Voltage (±5 V supply) 2.4 V Output disabled 3
Input Bias Current, DISABLE = +VS (enabled) (±5 V supply) 17 21 µA DISABLE = +VS (enabled) 3
Input Bias Current, DISABLE = −VS (disabled) (±5 V supply) -35 -44 µA DISABLE = −VS (disabled) 3
Output Voltage Swing, first range (±5 V supply) -3.65 3.65 V RL = 1 kΩ 3
Output Voltage Swing, second range (±5 V supply) -3.7 3.7 V RL = 1 kΩ 3
Output Voltage Swing, first range (±5 V supply) -3.13 3.15 V RL = 100 Ω 3
Output Voltage Swing, second range (±5 V supply) -3.25 3.25 V RL = 100 Ω 3
Short-Circuit Current (±5 V supply) 160 200 mA Sinking/sourcing 3
Operating Range (±5 V supply table) 4.5 12 V 3
Quiescent Current (±5 V supply) 14.7 16.2 mA 3
Quiescent Current, disabled (±5 V supply) 1.8 2.1 mA DISABLE = −VS 3
Positive Power Supply Rejection Ratio (±5 V supply) 84 90 dB +VS = 4 V to 6 V (input referred) 3
Negative Power Supply Rejection Ratio (±5 V supply) 87 93 dB −VS = −6 V to −4 V (input referred) 3
Input Offset Voltage (+5 V supply) 5 210 µV 4
Input Bias Current, DISABLE pin floating (+5 V supply) -6 -12 µA DISABLE pin floating 4
Input Bias Current, DISABLE pin = +VS (+5 V supply) -0.2 -1.5 µA DISABLE pin = +VS 4
Open-Loop Gain (+5 V supply) 76 80 dB 4
Input Common-Mode Voltage Range (+5 V supply) 1.3 3.7 V 4
Common-Mode Rejection Ratio (+5 V supply) 90 114 dB 4
DISABLE Input Threshold Voltage (+5 V supply) 2.4 V Output disabled 4
Input Bias Current, DISABLE = +VS (enabled) (+5 V supply) 16 18 µA DISABLE = +VS (enabled) 4
Input Bias Current, DISABLE = −VS (disabled) (+5 V supply) -33 -42 µA DISABLE = −VS (disabled) 4
Output Voltage Swing, first range (+5 V supply) 1.25 3.75 V RL = 1 kΩ 4
Output Voltage Swing, second range (+5 V supply) 1.2 3.8 V RL = 1 kΩ 4
Output Voltage Swing, first range (+5 V supply) 1.4 3.6 V RL = 100 Ω 4
Output Voltage Swing, second range (+5 V supply) 1.35 3.65 V RL = 100 Ω 4
Short-Circuit Current (+5 V supply) 60 80 mA Sinking/sourcing 4
Operating Range (+5 V supply table) 4.5 12 V 4
Quiescent Current (+5 V supply) 14.3 16 mA 4
Quiescent Current, disabled (+5 V supply) 1.5 1.7 mA DISABLE = −VS 4
Positive Power Supply Rejection Ratio (+5 V supply) 84 90 dB +VS = 4.5 V to 5.5 V, −VS = 0 V (input referred) 4
Negative Power Supply Rejection Ratio (+5 V supply) 86 90 dB +VS = 5 V, −VS = −0.5 V to +0.5 V (input referred) 4
Supply Voltage 12.6 V 5
Differential Input Voltage -1.2 1.2 V 5
Differential Input Current -10 10 mA 5
Storage Temperature Range -65 150 °C 5
Operating Temperature Range -40 125 °C 5
Lead Temperature 300 °C Soldering 10 sec 5
Junction Temperature 150 °C 5
Thermal Resistance, junction-to-ambient (θJA) θJA 70 °C/W EPAD 8-lead SOIC, JEDEC standard 4-layer board; approximation 5

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts copper ground and power planes under the pins of the ADA4899-1 should be cleared of copper to prevent the formation of parasitic 16

CAD (KiCad official)

  • Symbol: ADA4899-1YRDZ-R7
  • Footprint: Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm
  • 3D model: SOIC-8-EP (KiCad packages3D, STEP)
  • 3D model files: ada4899-1yrdz-r7-etched.step / ada4899-1yrdz-r7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ada4899-1yrdz-r7.step / ada4899-1yrdz-r7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (20 pp, sha256 d9af936c09dbf1f8, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF