ADA4692-4ARUZ-RL from Analog Devices, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	OUT A	output	Amplifier A output, rail-to-rail, short-circuit current about ±55 mA at 5 V supply.
2	-IN A	input	Amplifier A inverting input, with input bias current of 0.5 pA typical.
3	+IN A	input	Amplifier A non-inverting input, with input bias current of 0.5 pA typical.
4	V+	power_in	Positive supply, 2.7 V to 5 V single supply (6 V absolute maximum).
5	+IN B	input	Amplifier B non-inverting input, with input bias current of 0.5 pA typical.
6	-IN B	input	Amplifier B inverting input, with input bias current of 0.5 pA typical.
7	OUT B	output	Amplifier B output, rail-to-rail, short-circuit current about ±55 mA at 5 V supply.
8	OUT C	output	Amplifier C output, rail-to-rail, short-circuit current about ±55 mA at 5 V supply.
9	-IN C	input	Amplifier C inverting input, with input bias current of 0.5 pA typical.
10	+IN C	input	Amplifier C non-inverting input, with input bias current of 0.5 pA typical.
11	V-	power_in	Negative supply or ground, for ±1.35 V to ±2.5 V dual supply or single-supply operation.
12	+IN D	input	Amplifier D non-inverting input, with input bias current of 0.5 pA typical.
13	-IN D	input	Amplifier D inverting input, with input bias current of 0.5 pA typical.
14	OUT D	output	Amplifier D output, rail-to-rail, short-circuit current about ±55 mA at 5 V supply.

Key specifications

Parameter	Value
Manufacturer	Analog Devices
Package	TSSOP-14
Category	Operational Amplifier/Comparator
Pins	14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter	Symbol	Min	Typ	Max	Unit	Conditions	Page
Offset Voltage	VOS		0.5	2.5	mV	VSY=2.7 V, VCM = −0.3 V to +1.6 V	3
Offset Voltage, Quad	VOS			4	mV	VSY=2.7 V, VCM = −0.1 V to +1.6 V; −40°C < TA < +125°C	3
Offset Voltage Drift	ΔVOS/ΔT		1	4	µV/°C	VSY=2.7 V, −40°C < TA < +125°C	3
Input Bias Current	IB		0.5	5	pA	VSY=2.7 V	3
Input Bias Current	IB			360	pA	VSY=2.7 V, −40°C < TA < +125°C	3
Input Offset Current	IOS		1	8	pA	VSY=2.7 V	3
Input Offset Current	IOS			225	pA	VSY=2.7 V, −40°C < TA < +125°C	3
Input Voltage Range		-0.3		1.6	V	VSY=2.7 V, −40°C < TA < +125°C	3
Common-Mode Rejection Ratio	CMRR	70	90		dB	VSY=2.7 V, VCM = −0.3 V to +1.6 V	3
Common-Mode Rejection Ratio	CMRR	62			dB	VSY=2.7 V, VCM = −0.1 V to +1.6 V; −40°C < TA < +125°C	3
Large Signal Voltage Gain	AVO	90	100		dB	VSY=2.7 V, RL = 2 kΩ, VOUT = 0.5 V to 2.2 V	3
Large Signal Voltage Gain	AVO	80			dB	VSY=2.7 V, −40°C < TA < +85°C	3
Large Signal Voltage Gain	AVO	63			dB	VSY=2.7 V, −40°C < TA < +125°C	3
Large Signal Voltage Gain	AVO	85	95		dB	VSY=2.7 V, RL = 600 Ω, VOUT = 0.5 V to 2.2 V	3
Output Voltage High	VOH	2.65	2.67		V	VSY=2.7 V, RL = 2 kΩ to VCM	3
Output Voltage High	VOH	2.6			V	VSY=2.7 V, RL = 2 kΩ to VCM, −40°C < TA < +125°C	3
Output Voltage High	VOH	2.55	2.59		V	VSY=2.7 V, RL = 600 Ω to VCM	3
Output Voltage High	VOH	2.5			V	VSY=2.7 V, RL = 600 Ω to VCM, −40°C < TA < +125°C	3
Output Voltage Low	VOL		24	33	mV	VSY=2.7 V, RL = 2 kΩ to VCM	3
Output Voltage Low	VOL			43	mV	VSY=2.7 V, RL = 2 kΩ to VCM, −40°C < TA < +125°C	3
Output Voltage Low	VOL		78	103	mV	VSY=2.7 V, RL = 600 Ω to VCM	3
Output Voltage Low	VOL			138	mV	VSY=2.7 V, RL = 600 Ω to VCM, −40°C < TA < +125°C	3
Power Supply Rejection Ratio	PSRR	80	90		dB	VSY = 2.7 V to 5.5 V	3
Power Supply Rejection Ratio	PSRR	75			dB	VSY = 2.7 V to 5.5 V, −40°C < TA < +125°C	3
Supply Current Per Amplifier	ISY		165	200	µA	VSY=2.7 V, VOUT = VSY/2	3
Supply Current Per Amplifier	ISY			240	µA	VSY=2.7 V, VOUT = VSY/2, −40°C < TA < +125°C	3
Offset Voltage	VOS		0.5	2.5	mV	VSY=5 V, VCM = −0.3 V to +3.9 V	4
Offset Voltage, Quad	VOS			4	mV	VSY=5 V, VCM = −0.1 V to +3.9 V; −40°C < TA < +125°C	4
Offset Voltage Drift	ΔVOS/ΔT		1	4	µV/°C	VSY=5 V, −40°C < TA < +125°C	4
Input Bias Current	IB		0.5	5	pA	VSY=5 V	4
Input Bias Current	IB			360	pA	VSY=5 V, −40°C < TA < +125°C	4
Input Offset Current	IOS		1	8	pA	VSY=5 V	4
Input Offset Current	IOS			260	pA	VSY=5 V, −40°C < TA < +125°C	4
Input Voltage Range		-0.3		3.9	V	VSY=5 V, −40°C < TA < +125°C	4
Common-Mode Rejection Ratio	CMRR	75	98		dB	VSY=5 V, VCM = −0.3 V to +3.9 V	4
Common-Mode Rejection Ratio	CMRR	68			dB	VSY=5 V, VCM = −0.1 V to +3.9 V; −40°C < TA < +125°C	4
Large Signal Voltage Gain	AVO	95	110		dB	VSY=5 V, RL = 2 kΩ, VOUT = 0.5 V to 4.5 V, VCM = 0 V	4
Large Signal Voltage Gain	AVO	80			dB	VSY=5 V, −40°C < TA < +85°C	4
Large Signal Voltage Gain	AVO	70			dB	VSY=5 V, −40°C < TA < +125°C	4
Large Signal Voltage Gain	AVO	90	100		dB	VSY=5 V, RL = 600 Ω, VOUT = 0.5 V to 4.5 V, VCM = 0 V	4
Output Voltage High	VOH	4.95	4.97		V	VSY=5 V, RL = 2 kΩ to VCM	5
Output Voltage High	VOH	4.9			V	VSY=5 V, RL = 2 kΩ to VCM, −40°C ≤ TA ≤ +125°C	5
Output Voltage High	VOH	4.85	4.88		V	VSY=5 V, RL = 600 Ω to VCM	5
Output Voltage High	VOH	4.8			V	VSY=5 V, RL = 600 Ω to VCM, −40°C ≤ TA ≤ +125°C	5
Output Voltage Low	VOL		30	40	mV	VSY=5 V, RL = 2 kΩ to VCM	5
Output Voltage Low	VOL			55	mV	VSY=5 V, RL = 2 kΩ to VCM, −40°C ≤ TA ≤ +125°C	5
Output Voltage Low	VOL		100	128	mV	VSY=5 V, RL = 600 Ω to VCM	5
Output Voltage Low	VOL			173	mV	VSY=5 V, RL = 600 Ω to VCM, −40°C ≤ TA ≤ +125°C	5
Power Supply Rejection Ratio	PSRR	80	90		dB	VSY = 2.7 V to 5.5 V	5
Power Supply Rejection Ratio	PSRR	75			dB	VSY = 2.7 V to 5.5 V, −40°C ≤ TA ≤ +125°C	5
Supply Current Per Amplifier	ISY		180	225	µA	VSY=5 V, VOUT = VSY/2	5
Supply Current Per Amplifier	ISY			275	µA	VSY=5 V, VOUT = VSY/2, −40°C ≤ TA ≤ +125°C	5
Supply Voltage				6	V		6
Storage Temperature Range		-65		150	°C		6
Operating Temperature Range		-40		125	°C		6
Junction Temperature Range		-65		150	°C		6
Thermal Resistance Junction-to-Ambient	θJA		112		°C/W	14-Lead TSSOP (RU-14)	6
Thermal Resistance Junction-to-Case	θJC		35		°C/W	14-Lead TSSOP (RU-14)	6

CAD (KiCad official)

Symbol: ADA4692-4ARUZ-RL
Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
3D model: TSSOP-14 (KiCad packages3D, STEP)
3D model files: ada4692-4aruz-rl-etched.step / ada4692-4aruz-rl-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ada4692-4aruz-rl.step / ada4692-4aruz-rl.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: Analog Devices datasheet (19 pp, sha256 5b8f04cfa977727b, retrieved 2026-10-30, tier: manufacturer)
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF

ADA4692-4ARUZ-RL

Verified ADA4692-4ARUZ-RL

Verification log 1 record

3D Model

Symbol & Footprint

Schematic Symbol

PCB Footprint

Datasheet

README