component

ADA4411-3ARQZ

Public Made by Adom

by adom

Analog Devices Video Amplifiers, QSOP-24. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentoperational amplifier-comparatorada4411-3arqzfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers ada4411-3arqz: viewers · Ray 5d ago
ada4411-3arqz-etched.glb Publish 0.1.0 · Ray 5d ago
ada4411-3arqz-etched.step ada4411-3arqz: factory component page (tier=mfr) · Ray 5d ago
ada4411-3arqz-hero.glb ada4411-3arqz: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
ada4411-3arqz-hero.overlay.json Publish 0.1.0 · Ray 5d ago
ada4411-3arqz.glb Publish 0.1.0 · Ray 5d ago
ada4411-3arqz.kicad_mod Publish 0.1.0 · Ray 5d ago
ada4411-3arqz.kicad_sym Publish 0.1.0 · Ray 5d ago
ada4411-3arqz.lbr Publish 0.1.0 · Ray 5d ago
ada4411-3arqz.step Publish 0.1.0 · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago

ADA4411-3ARQZ

Analog Devices · Video Amplifiers · QSOP-24

ADA4411-3ARQZ from Analog Devices, in a QSOP-24. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 LEVEL1 input DC level adjust pin 1; LEVEL1 and LEVEL2 form a differential input-referred offset control limited to ±500 mV differential, and each must be bypassed to GND with a 0.1 μF ceramic capacitor.
2 DISABLE input Disable/power-down pin; pulling it to the positive supply disables the device, and it must be connected to ground when the device is enabled.
3 Y1/G1 input Channel 1 Y/G video input, part of the 2:1 input multiplexer on that channel.
4 GND power_in Signal ground reference pin.
5 Pb1/B1 input Channel 1 Pb/B video input, part of the 2:1 input multiplexer on that channel.
6 GND power_in Signal ground reference pin.
7 Pr1/R1 input Channel 1 Pr/R video input, part of the 2:1 input multiplexer on that channel.
8 F_SEL_A input Filter cutoff select input A, a binary logic input compatible with 3 V and 5 V TTL and CMOS levels referenced to GND.
9 F_SEL_B input Filter cutoff select input B, a binary logic input compatible with 3 V and 5 V TTL and CMOS levels referenced to GND.
10 Y2/G2 input Channel 2 Y/G video input, part of the 2:1 input multiplexer on that channel.
11 DGND power_in Digital ground reference pin.
12 Pb2/B2 input Channel 2 Pb/B video input, part of the 2:1 input multiplexer on that channel.
13 DGND power_in Digital ground reference pin.
14 Pr2/R2 input Channel 2 Pr/R video input, part of the 2:1 input multiplexer on that channel.
15 MUX input Input mux select line; a logic 1 selects channel 1 and a logic 0 selects channel 2.
16 VCC power_in Positive power supply pin; the device operates from a 4.5 V to 12 V supply range.
17 Pr/R_OUT output Pr/R video output, rail-to-rail, capable of driving two 75 Ω doubly terminated cables.
18 VEE power_in Negative power supply pin; connect to GND for single-supply operation or to the negative rail for dual-supply operation.
19 Pb/B_OUT output Pb/B video output, rail-to-rail, capable of driving two 75 Ω doubly terminated cables.
20 VEE power_in Negative power supply pin; connect to GND for single-supply operation or to the negative rail for dual-supply operation.
21 Y/G_OUT output Y/G video output, rail-to-rail, capable of driving two 75 Ω doubly terminated cables.
22 VCC power_in Positive power supply pin; the device operates from a 4.5 V to 12 V supply range.
23 G_SEL input Gain select input; logic 1 selects ×2 throughput gain and logic 0 selects ×4 throughput gain.
24 LEVEL2 input DC level adjust pin 2; LEVEL1 and LEVEL2 form a differential input-referred offset control limited to ±500 mV differential, and each must be bypassed to GND with a 0.1 μF ceramic capacitor.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package QSOP-24
Category Operational Amplifier/Comparator
Pins 24

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Offset Error 12 30 mV Input referred, all channels 3
Offset Adjust Range -500 500 mV Input referred 3
Linear Output Current per Channel 30 mA 3
Integrated Voltage Noise, Referred to Input 0.52 mV rms All channels 3
Filter Input Bias Current 6.6 μA All channels 3
Total Harmonic Distortion at 1 MHz 0.01 % FC = 36 MHz 3
Total Harmonic Distortion at 1 MHz 0.04 % FC = 18 MHz/FC = 9 MHz 3
Gain Error Magnitude 0.13 0.38 dB G = ×2 3
Gain Error Magnitude 0.15 0.4 dB G = ×4 3
−1 dB Bandwidth 26.5 30.5 MHz Cutoff frequency select = 36 MHz 3
−1 dB Bandwidth 13.5 15.5 MHz Cutoff frequency select = 18 MHz 3
−1 dB Bandwidth 6.5 7.8 MHz Cutoff frequency select = 9 MHz 3
−3 dB Bandwidth 34 37 MHz Cutoff frequency select = 36 MHz 3
−3 dB Bandwidth 16 18 MHz Cutoff frequency select = 18 MHz 3
−3 dB Bandwidth 8 9 MHz Cutoff frequency select = 9 MHz 3
Out-of-Band Rejection -43 -31 dB f = 75 MHz 3
Crosstalk -62 dB f = 5 MHz, FC = 36 MHz 3
Input Mux Isolation 91 dB f = 1 MHz, RSOURCE = 300 Ω 3
Propagation Delay 20 ns f = 5 MHz, FC = 36 MHz 3
Group Delay Variation 7 ns Cutoff frequency select = 36 MHz 3
Group Delay Variation 11 ns Cutoff frequency select = 18 MHz 3
Group Delay Variation 24 ns Cutoff frequency select = 9 MHz 3
Differential Gain 0.16 % NTSC, FC = 9 MHz 3
Differential Phase 0.05 Degrees NTSC, FC = 9 MHz 3
Input Logic 0 Voltage 0.8 V All inputs except DISABLE 3
Input Logic 1 Voltage 2 V All inputs except DISABLE 3
Input Bias Current 10 15 μA All inputs except DISABLE 3
DISABLE Assert Time 100 ns 3
DISABLE Deassert Time 130 ns 3
DISABLE Input Bias Current 10 15 μA 3
Input-to-Output Isolation, Disabled 90 dB f = 10 MHz 3
Operating Range 4.5 12 V 3
Quiescent Current 53 56 mA 3
Quiescent Current, Disabled 15 150 μA 3
PSRR, Positive Supply 62 70 dB All channels 3
PSRR, Negative Supply 57 65 dB All channels 3
Supply Voltage 12 V 5
Storage Temperature -65 125 °C 5
Operating Temperature Range -40 85 °C 5
Lead Temperature Range 300 °C Soldering 10 sec 5
Junction Temperature 150 °C 5
Thermal Resistance, Junction-to-Ambient θJA 83 °C/W 24-lead QSOP, JEDEC standard 4-layer board 5

CAD (KiCad official)

  • Symbol: ADA4411-3ARQZ
  • Footprint: Package_SO:QSOP-24_3.9x8.7mm_P0.635mm
  • 3D model: QSOP-24 (KiCad packages3D, STEP)
  • 3D model files: ada4411-3arqz-etched.step / ada4411-3arqz-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ada4411-3arqz.step / ada4411-3arqz.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (16 pp, sha256 8c876ca74fe008da, retrieved 2026-10-28, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF