component
AD9574BCPZ
Public Made by Adomby adom
Analog Devices Clock Generators / Frequency Synthesizers / PLL, LFCSP-48(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179
{
"schema_version": 1,
"type": "component",
"slug": "ad9574bcpz",
"title": "AD9574BCPZ",
"brief": "Analog Devices Clock Generators / Frequency Synthesizers / PLL, LFCSP-48(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"rtc-clock chip",
"ad9574bcpz",
"factory-2.0.0",
"extractor-text"
],
"component": {
"mpn": "AD9574BCPZ",
"manufacturer": "Analog Devices",
"package": "LFCSP-48(7x7)",
"pin_count": 49,
"category": "RTC/Clock Chip",
"subcategory": "Clock Generators / Frequency Synthesizers / PLL",
"datasheet": "https://www.analog.com/media/en/technical-documentation/data-sheets/AD9574.pdf",
"parts": {
"symbol": "ad9574bcpz.kicad_sym",
"footprint": "ad9574bcpz.kicad_mod",
"model_3d": "ad9574bcpz-hero.glb",
"model_3d_plain": "ad9574bcpz-etched.glb",
"model_3d_step": "ad9574bcpz-etched.step",
"model_3d_step_plain": "ad9574bcpz.step",
"lbr": "ad9574bcpz.lbr"
},
"distributor_links": {
"lcsc": "C653596",
"digikey": "505-AD9574BCPZ-ND",
"mouser": "584-AD9574BCPZ"
},
"distributor_check": {
"checked_at": "2026-10-30T20:53:07Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "505-AD9574BCPZ-ND",
"status": "found"
},
"mouser": {
"pn": "584-AD9574BCPZ",
"status": "found",
"lifecycle": "Restricted Availability"
}
},
"pins": [
{
"number": "1",
"name": "REF0_P",
"type": "input",
"description": "Reference Clock Input 0, Positive, configurable via PPR0 (Pin 47)."
},
{
"number": "2",
"name": "REF0_N",
"type": "input",
"description": "Reference Clock Input 0, Negative, configurable via PPR0 (Pin 47)."
},
{
"number": "3",
"name": "VDD_REF0",
"type": "power_in",
"description": "3.3 V input supply for Reference Clock Input 0 (REF0_x), supplying the single-ended input receiver and internal LDO regulator for the differential receiver."
},
{
"number": "4",
"name": "VDD_REF1",
"type": "power_in",
"description": "3.3 V input supply for Reference Clock Input 1 (REF1_x), supplying the single-ended input receiver and internal LDO regulator for the differential receiver."
},
{
"number": "5",
"name": "REF1_N",
"type": "input",
"description": "Reference Clock Input 1, Negative, configurable via PPR0 (Pin 47)."
},
{
"number": "6",
"name": "REF1_P",
"type": "input",
"description": "Reference Clock Input 1, Positive, configurable via PPR0 (Pin 47)."
},
{
"number": "7",
"name": "PPR2",
"type": "input",
"description": "Pin Program Reader 2; connect a resistor to this pin to configure the OUT0 and OUT1 channels."
},
{
"number": "8",
"name": "VDD_OUT01",
"type": "power_in",
"description": "3.3 V input for the CMOS drivers of OUT0_x and OUT1_x and source for an internal 1.8 V LDO regulator for their differential drivers."
},
{
"number": "9",
"name": "OUT0_N",
"type": "output",
"description": "Clock Output 0, Negative, configurable via PPR2 (Pin 7)."
},
{
"number": "10",
"name": "OUT0_P",
"type": "output",
"description": "Clock Output 0, Positive, configurable via PPR2 (Pin 7)."
},
{
"number": "11",
"name": "OUT1_P",
"type": "output",
"description": "Clock Output 1, Positive, configurable via PPR2 (Pin 7)."
},
{
"number": "12",
"name": "OUT1_N",
"type": "output",
"description": "Clock Output 1, Negative, configurable via PPR2 (Pin 7)."
},
{
"number": "13",
"name": "VDD_PLL",
"type": "power_in",
"description": "3.3 V input to the internal LDO regulator for the PLL."
},
{
"number": "14",
"name": "LD",
"type": "output",
"description": "3.3 V CMOS PLL lock detector status; Logic 0 = unlocked, Logic 1 = locked."
},
{
"number": "15",
"name": "LF",
"type": "passive",
"description": "Analog loop filter; connect a capacitor or series RC network from this pin to LDO_BYP (Pin 16)."
},
{
"number": "16",
"name": "LDO_BYP",
"type": "passive",
"description": "Analog LDO bypass; connect a 470 nF capacitor from this pin to GND."
},
{
"number": "17",
"name": "VDD_VCO",
"type": "power_in",
"description": "3.3 V input to the internal LDO regulator for the VCO."
},
{
"number": "18",
"name": "VDD_RFDIV",
"type": "power_in",
"description": "3.3 V input to the internal LDO regulator for the VCO RF dividers."
},
{
"number": "19",
"name": "PPR6",
"type": "input",
"description": "Pin Program Reader 6; connect a resistor to this pin to configure the MCLK_x input."
},
{
"number": "20",
"name": "RESET",
"type": "input",
"description": "3.3 V CMOS reset; Logic 0 (GND) initializes the device to its default state, with an internal 30 kΩ pull-up resistor."
},
{
"number": "21",
"name": "OUT6_N",
"type": "output",
"description": "Clock Output 6, Negative, configurable via PPR4 (Pin 26)."
},
{
"number": "22",
"name": "OUT6_P",
"type": "output",
"description": "Clock Output 6, Positive, configurable via PPR4 (Pin 26)."
},
{
"number": "23",
"name": "VDD_OUT6",
"type": "power_in",
"description": "3.3 V input for the CMOS drivers of OUT6_x and source for an internal 1.8 V LDO regulator for the 1.8 V CMOS and differential drivers of OUT6_x."
},
{
"number": "24",
"name": "PPR5",
"type": "input",
"description": "Pin Program Reader 5; connect a resistor to this pin to configure the reference clock frequency error threshold."
},
{
"number": "25",
"name": "REFMON",
"type": "input",
"description": "Reference frequency monitor enable/disable; do not float or toggle during operation, connect to a static Logic 0 or Logic 1."
},
{
"number": "26",
"name": "PPR4",
"type": "input",
"description": "Pin Program Reader 4; connect a resistor to this pin to configure the OUT6 channel."
},
{
"number": "27",
"name": "PPR3",
"type": "input",
"description": "Pin Program Reader 3; connect a resistor to this pin to configure the OUT4 and OUT5 channels."
},
{
"number": "28",
"name": "OUT4_N",
"type": "output",
"description": "Clock Output 4, Negative, configurable via PPR3 (Pin 27)."
},
{
"number": "29",
"name": "OUT4_P",
"type": "output",
"description": "Clock Output 4, Positive, configurable via PPR3 (Pin 27)."
},
{
"number": "30",
"name": "VDD_OUT4",
"type": "power_in",
"description": "3.3 V input for an internal 1.8 V LDO regulator for the differential drivers of OUT4_x."
},
{
"number": "31",
"name": "VDD_OUT5",
"type": "power_in",
"description": "3.3 V input for an internal 1.8 V LDO regulator for the differential drivers of OUT5_x."
},
{
"number": "32",
"name": "OUT5_P",
"type": "output",
"description": "Clock Output 5, Positive, configurable via PPR3 (Pin 27)."
},
{
"number": "33",
"name": "OUT5_N",
"type": "output",
"description": "Clock Output 5, Negative, configurable via PPR3 (Pin 27)."
},
{
"number": "34",
"name": "REF_FLO",
"type": "output",
"description": "3.3 V CMOS low reference frequency status; Logic 1 indicates reference below the lower threshold, open-drain with internal 30 kΩ pull-down."
},
{
"number": "35",
"name": "REF_FHI",
"type": "output",
"description": "3.3 V CMOS high reference frequency status; Logic 1 indicates reference above the upper threshold, open-drain with internal 30 kΩ pull-down."
},
{
"number": "36",
"name": "VDD_OUT23",
"type": "power_in",
"description": "3.3 V input for an internal 1.8 V LDO regulator for the differential drivers of OUT2_x and OUT3_x."
},
{
"number": "37",
"name": "OUT2_N",
"type": "output",
"description": "Clock Output 2, Negative (HSTL)."
},
{
"number": "38",
"name": "OUT2_P",
"type": "output",
"description": "Clock Output 2, Positive (HSTL)."
},
{
"number": "39",
"name": "OUT3_P",
"type": "output",
"description": "Clock Output 3, Positive (HSTL)."
},
{
"number": "40",
"name": "OUT3_N",
"type": "output",
"description": "Clock Output 3, Negative (HSTL)."
},
{
"number": "41",
"name": "PPR1",
"type": "input",
"description": "Pin Program Reader 1; connect a resistor to this pin to select a predefined frequency translation configuration."
},
{
"number": "42",
"name": "VDD_MCLK",
"type": "power_in",
"description": "3.3 V input for Reference Monitor Clock (MCLK_x), supplying the single-ended input receiver and internal LDO regulator for the differential receiver."
},
{
"number": "43",
"name": "REF_SW",
"type": "output",
"description": "3.3 V CMOS reference switchover status indicator showing when the device is switching references."
},
{
"number": "44",
"name": "REF_ACT",
"type": "output",
"description": "3.3 V CMOS reference active status indicator showing whether REF0 or REF1 is the active reference."
},
{
"number": "45",
"name": "MCLK_P",
"type": "input",
"description": "Reference monitor clock normal input, configurable via PPR6."
},
{
"number": "46",
"name": "MCLK_N",
"type": "input",
"description": "Reference monitor clock complementary input, configurable via PPR6."
},
{
"number": "47",
"name": "PPR0",
"type": "input",
"description": "Pin Program Reader 0; connect a resistor to this pin to configure the reference clock inputs."
},
{
"number": "48",
"name": "REF_SEL",
"type": "input",
"description": "3.3 V CMOS reference clock select (Logic 0 = REF0, Logic 1 = REF1), with internal 30 kΩ pull-down."
},
{
"number": "49",
"name": "EP",
"type": "passive",
"description": "Exposed pad (from the footprint; not named in the datasheet pin table)."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-sonnet-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: Datasheet text says MCLK_x is configurable via PPR6 (Pin 18), but PPR6 is Pin 19 per Table 18 and Ta; Table 18 says OUT2/OUT3 are configurable via PPR2 (Pin 7), but they are HSTL outputs whose frequency; Pin types for LF (Input/Output analog) and LDO_BYP (Output analog) chosen as passive; Figure 4 label"
],
"pages_sent": 13,
"cost_usd": 0.216,
"at": "2026-10-30T20:52:57"
},
"datasheet": {
"url": "https://www.analog.com/media/en/technical-documentation/data-sheets/AD9574.pdf",
"pages": 35,
"sha256": "d2a8390399782645",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 49,
"described": 49,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "ad9574bcpz.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
7,
7,
0.77
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "f2b38b0b4bf967c77e683e8d4599608b9f0503055ec535b93c4ebb5d0163e916",
"checked": "2026-10-30",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "ad9574bcpz-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
7,
7,
0.77
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "7f00fee18fcc8e1f03b1399af91002793d1496ddee76d2e6d140b311e6e6b7bd",
"checked": "2026-10-30",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
],
"package_dims": {
"package_code": "CP-48-5",
"source_page": 35,
"D": {
"nom_mm": 7,
"range_mm": [
6.9,
7.1
]
},
"E1": {
"nom_mm": 7,
"range_mm": [
6.9,
7.1
]
},
"e": {
"nom_mm": 0.5,
"range_mm": [
null,
null
]
},
"A": {
"nom_mm": 0.75,
"range_mm": [
0.7,
0.8
]
},
"source": "datasheet package drawing, every number found on its page (extract_pins --task dims)",
"model_check": {
"file": "ad9574bcpz.step",
"verdict": "PASS",
"reasons": [
"height within the datasheet's package drawing"
],
"by": "factory/package_fit.py"
}
}
},
"metadata": {
"specs": {
"Manufacturer": "Analog Devices",
"Package": "LFCSP-48(7x7)",
"Category": "RTC/Clock Chip",
"Pins": "49"
},
"characteristics": {
"version": 1,
"source": "datasheet",
"datasheet_sha256": "d2a8390399782645663b37c673e3ccb0d2c2e51671f6951840e106044ff8b7d5",
"rows": [
{
"name": "Power Supply Voltage",
"symbol": "VS",
"kind": "electrical",
"unit": "V",
"min": 2.97,
"typ": 3.3,
"max": 3.63,
"conditions": "",
"source_page": 10,
"source": "datasheet"
},
{
"name": "Power Dissipation, Typical Configuration",
"symbol": "",
"kind": "electrical",
"unit": "mW",
"min": 466,
"typ": 569,
"max": 654,
"conditions": "PPR0 State 0, PPR1 State 0, PPR2 State 7, PPR3 State 0, PPR4 State 5, PPR5 State 0, PPR6 State 0, REFMON: GND",
"source_page": 10,
"source": "datasheet"
},
{
"name": "Power Dissipation, All Blocks Running",
"symbol": "",
"kind": "electrical",
"unit": "mW",
"min": 579,
"typ": 698,
"max": 803,
"conditions": "PPR0 State 4, PPR1 State 0, PPR2 State 2, PPR3 State 2, PPR4 State 1, PPR5 State 6, PPR6 State 4, REFMON: VDD",
"source_page": 10,
"source": "datasheet"
},
{
"name": "Power Dissipation, Minimal Power Configuration",
"symbol": "",
"kind": "electrical",
"unit": "mW",
"min": 346,
"typ": 422,
"max": 486,
"conditions": "PPR0 State 0, PPR1 State 4, PPR2 State 4, PPR3 State 7, PPR4 State 0, PPR5 State 0, PPR6 State 1, REFMON: GND",
"source_page": 11,
"source": "datasheet"
},
{
"name": "Supply Current, Typical Configuration",
"symbol": "ISUPPLY",
"kind": "electrical",
"unit": "mA",
"min": 157,
"typ": 172,
"max": 180,
"conditions": "Total supply current for VDD_x pins in aggregate; typical configuration settings",
"source_page": 11,
"source": "datasheet"
},
{
"name": "Supply Current, All Blocks Running",
"symbol": "ISUPPLY",
"kind": "electrical",
"unit": "mA",
"min": 195,
"typ": 212,
"max": 221,
"conditions": "Total supply current for VDD_x pins in aggregate; all blocks running configuration settings",
"source_page": 11,
"source": "datasheet"
},
{
"name": "Supply Current, Minimal Power",
"symbol": "ISUPPLY",
"kind": "electrical",
"unit": "mA",
"min": 117,
"typ": 128,
"max": 134,
"conditions": "Total supply current for VDD_x pins in aggregate; minimal power configuration settings",
"source_page": 11,
"source": "datasheet"
},
{
"name": "Incremental Power, Input Reference Single-Ended",
"symbol": "",
"kind": "electrical",
"unit": "mW",
"min": 0.23,
"typ": 0.3,
"max": 0.36,
"conditions": "Applies to one reference clock input",
"source_page": 11,
"source": "datasheet"
},
{
"name": "Incremental Power, Input Reference Differential",
"symbol": "",
"kind": "electrical",
"unit": "mW",
"min": 20.5,
"typ": 25.1,
"max": 30,
"conditions": "Applies to one reference clock input",
"source_page": 11,
"source": "datasheet"
},
{
"name": "Incremental Power, LVDS driver (312.5 MHz)",
"symbol": "",
"kind": "electrical",
"unit": "mW",
"min": 18.1,
"typ": 22.5,
"max": 27.2,
"conditions": "Output driver on/off",
"source_page": 11,
"source": "datasheet"
},
{
"name": "Incremental Power, HSTL driver (156.25 MHz)",
"symbol": "",
"kind": "electrical",
"unit": "mW",
"min": 30.6,
"typ": 36.6,
"max": 42.5,
"conditions": "Output driver on/off",
"source_page": 11,
"source": "datasheet"
},
{
"name": "Incremental Power, 1.8 V CMOS driver (66 MHz)",
"symbol": "",
"kind": "electrical",
"unit": "mW",
"min": 13.7,
"typ": 16.2,
"max": 19.2,
"conditions": "A single 1.8 V CMOS output with an 10 pF load",
"source_page": 11,
"source": "datasheet"
},
{
"name": "Incremental Power, 3.3 V CMOS driver (25 MHz)",
"symbol": "",
"kind": "electrical",
"unit": "mW",
"min": 9.5,
"typ": 12.2,
"max": 15.2,
"conditions": "A single 3.3 V CMOS output with an 10 pF load",
"source_page": 11,
"source": "datasheet"
},
{
"name": "Incremental Power, OUT0 ×2",
"symbol": "",
"kind": "electrical",
"unit": "mW",
"min": 3.1,
"typ": 4,
"max": 5.4,
"conditions": "OUT0 ×2 On/Off",
"source_page": 11,
"source": "datasheet"
},
{
"name": "HSTL Differential Output Voltage Swing",
"symbol": "",
"kind": "electrical",
"unit": "mV",
"min": 745,
"typ": 955,
"max": 1235,
"conditions": "100 Ω termination (differential); output driver static",
"source_page": 6,
"source": "datasheet"
},
{
"name": "HSTL Common-Mode Output Voltage",
"symbol": "",
"kind": "electrical",
"unit": "mV",
"min": 745,
"typ": 950,
"max": 1010,
"conditions": "100 Ω termination (differential); output driver static",
"source_page": 6,
"source": "datasheet"
},
{
"name": "HCSL Differential Output Voltage Swing",
"symbol": "",
"kind": "electrical",
"unit": "mV",
"min": 570,
"typ": 700,
"max": 830,
"conditions": "50 Ω from each output pin to GND; output driver static",
"source_page": 6,
"source": "datasheet"
},
{
"name": "HCSL Common-Mode Output Voltage",
"symbol": "",
"kind": "electrical",
"unit": "mV",
"min": 295,
"typ": 360,
"max": 430,
"conditions": "50 Ω from each output pin to GND; output driver static",
"source_page": 6,
"source": "datasheet"
},
{
"name": "LVDS Differential Output Voltage",
"symbol": "VOD",
"kind": "electrical",
"unit": "mV",
"min": 247,
"typ": 350,
"max": 454,
"conditions": "100 Ω termination (differential); output driver static",
"source_page": 6,
"source": "datasheet"
},
{
"name": "LVDS Output Offset Voltage",
"symbol": "VOS",
"kind": "electrical",
"unit": "V",
"min": 1.125,
"typ": 1.25,
"max": 1.375,
"conditions": "100 Ω termination (differential)",
"source_page": 6,
"source": "datasheet"
},
{
"name": "LVDS Short-Circuit Current",
"symbol": "ISA, ISB",
"kind": "electrical",
"unit": "mA",
"min": null,
"typ": 14,
"max": 24,
"conditions": "Output shorted to GND",
"source_page": 6,
"source": "datasheet"
},
{
"name": "1.8 V CMOS Output High Voltage",
"symbol": "VOH",
"kind": "electrical",
"unit": "V",
"min": 1.7,
"typ": null,
"max": null,
"conditions": "ILOAD = 1 mA",
"source_page": 6,
"source": "datasheet"
},
{
"name": "1.8 V CMOS Output Low Voltage",
"symbol": "VOL",
"kind": "electrical",
"unit": "V",
"min": null,
"typ": null,
"max": 0.1,
"conditions": "ILOAD = 1 mA",
"source_page": 6,
"source": "datasheet"
},
{
"name": "3.3 V CMOS Output Low Voltage",
"symbol": "VOL",
"kind": "electrical",
"unit": "V",
"min": null,
"typ": null,
"max": 0.5,
"conditions": "ILOAD = 10 mA",
"source_page": 6,
"source": "datasheet"
},
{
"name": "HSTL OUT0/OUT1 Output Rise Time",
"symbol": "tRL",
"kind": "timing",
"unit": "ps",
"min": 161,
"typ": 195,
"max": 232,
"conditions": "Measured differentially",
"source_page": 6,
"source": "datasheet"
},
{
"name": "HSTL OUT0/OUT1 Output Fall Time",
"symbol": "tFL",
"kind": "timing",
"unit": "ps",
"min": 164,
"typ": 193,
"max": 226,
"conditions": "Measured differentially",
"source_page": 6,
"source": "datasheet"
},
{
"name": "HSTL OUT2-OUT5 Output Rise Time",
"symbol": "tRP",
"kind": "timing",
"unit": "ps",
"min": 114,
"typ": 144,
"max": 175,
"conditions": "Measured differentially",
"source_page": 6,
"source": "datasheet"
},
{
"name": "HSTL OUT2-OUT5 Output Fall Time",
"symbol": "tFP",
"kind": "timing",
"unit": "ps",
"min": 111,
"typ": 143,
"max": 177,
"conditions": "Measured differentially",
"source_page": 6,
"source": "datasheet"
},
{
"name": "HCSL Output Rise Time",
"symbol": "tRL",
"kind": "timing",
"unit": "ps",
"min": 195,
"typ": 206,
"max": 221,
"conditions": "Measured differentially",
"source_page": 6,
"source": "datasheet"
},
{
"name": "HCSL Output Fall Time",
"symbol": "tFL",
"kind": "timing",
"unit": "ps",
"min": 188,
"typ": 211,
"max": 238,
"conditions": "Measured differentially",
"source_page": 6,
"source": "datasheet"
},
{
"name": "LVDS OUT4/OUT5 Output Rise Time",
"symbol": "tRL",
"kind": "timing",
"unit": "ps",
"min": 151,
"typ": 193,
"max": 238,
"conditions": "Measured differentially",
"source_page": 7,
"source": "datasheet"
},
{
"name": "LVDS OUT4/OUT5 Output Fall Time",
"symbol": "tFL",
"kind": "timing",
"unit": "ps",
"min": 152,
"typ": 195,
"max": 242,
"conditions": "Measured differentially",
"source_page": 7,
"source": "datasheet"
},
{
"name": "LVDS OUT6 Output Rise Time",
"symbol": "tRL",
"kind": "timing",
"unit": "ps",
"min": 221,
"typ": 242,
"max": 273,
"conditions": "Measured differentially",
"source_page": 7,
"source": "datasheet"
},
{
"name": "LVDS OUT6 Output Fall Time",
"symbol": "tFL",
"kind": "timing",
"unit": "ps",
"min": 224,
"typ": 241,
"max": 270,
"conditions": "Measured differentially",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Reference Input Differential Common-Mode Voltage Tolerance",
"symbol": "",
"kind": "electrical",
"unit": "V",
"min": 0.65,
"typ": null,
"max": 1.8,
"conditions": "Acceptable common-mode range for a 200 mV p-p dc-coupled input signal",
"source_page": 8,
"source": "datasheet"
},
{
"name": "Monitor Clock Differential Common-Mode Voltage Tolerance",
"symbol": "",
"kind": "electrical",
"unit": "V",
"min": 0.6,
"typ": null,
"max": 1.5,
"conditions": "Acceptable common-mode range for a 200 mV p-p dc-coupled input signal",
"source_page": 7,
"source": "datasheet"
},
{
"name": "REF_SEL Logic 1 Voltage",
"symbol": "VIH",
"kind": "electrical",
"unit": "V",
"min": 2,
"typ": null,
"max": null,
"conditions": "Internal 30 kΩ pull-down resistor",
"source_page": 9,
"source": "datasheet"
},
{
"name": "REF_SEL Logic 0 Voltage",
"symbol": "VIL",
"kind": "electrical",
"unit": "V",
"min": null,
"typ": null,
"max": 0.8,
"conditions": "Internal 30 kΩ pull-down resistor",
"source_page": 9,
"source": "datasheet"
},
{
"name": "RESET Logic 1 Voltage",
"symbol": "VIH",
"kind": "electrical",
"unit": "V",
"min": 2,
"typ": null,
"max": null,
"conditions": "Internal 30 kΩ pull-up resistor",
"source_page": 9,
"source": "datasheet"
},
{
"name": "RESET Logic 0 Voltage",
"symbol": "VIL",
"kind": "electrical",
"unit": "V",
"min": null,
"typ": null,
"max": 0.8,
"conditions": "Internal 30 kΩ pull-up resistor",
"source_page": 9,
"source": "datasheet"
},
{
"name": "Reference Switchover Frequency Disturbance",
"symbol": "",
"kind": "electrical",
"unit": "ppm pk",
"min": null,
"typ": 250,
"max": 500,
"conditions": "Applies only to PLL outputs; 1 ppm frequency offset between the REF0 and REF1 channels",
"source_page": 9,
"source": "datasheet"
},
{
"name": "Absolute Max VDD_x to GND",
"symbol": "VDD_x",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.3,
"typ": null,
"max": 3.6,
"conditions": "",
"source_page": 13,
"source": "datasheet"
},
{
"name": "Absolute Max Junction Temperature",
"symbol": "TJ",
"kind": "absolute_maximum",
"unit": "°C",
"min": null,
"typ": null,
"max": 150,
"conditions": "",
"source_page": 13,
"source": "datasheet"
},
{
"name": "Storage Temperature Range",
"symbol": "",
"kind": "absolute_maximum",
"unit": "°C",
"min": -65,
"typ": null,
"max": 150,
"conditions": "",
"source_page": 13,
"source": "datasheet"
},
{
"name": "Operating Temperature Range",
"symbol": "TA",
"kind": "recommended_operating",
"unit": "°C",
"min": -40,
"typ": null,
"max": 85,
"conditions": "",
"source_page": 1,
"source": "datasheet"
},
{
"name": "Junction to ambient thermal resistance",
"symbol": "θJA",
"kind": "thermal",
"unit": "°C/W",
"min": null,
"typ": 32.6,
"max": null,
"conditions": "0.0 m/sec airflow, JEDEC JESD51-2 (still air)",
"source_page": 34,
"source": "datasheet"
},
{
"name": "Junction to board thermal resistance",
"symbol": "θJB",
"kind": "thermal",
"unit": "°C/W",
"min": null,
"typ": 18.7,
"max": null,
"conditions": "0.0 m/sec airflow, JEDEC JESD51-8 (still air)",
"source_page": 34,
"source": "datasheet"
},
{
"name": "Junction to case thermal resistance",
"symbol": "θJC",
"kind": "thermal",
"unit": "°C/W",
"min": null,
"typ": 3.5,
"max": null,
"conditions": "per MIL-Standard 883, Method 1012.1",
"source_page": 34,
"source": "datasheet"
},
{
"name": "Junction to top characterization parameter",
"symbol": "ΨJT",
"kind": "thermal",
"unit": "°C/W",
"min": null,
"typ": 0.3,
"max": null,
"conditions": "0 m/sec airflow, JEDEC JESD51-2 (still air)",
"source_page": 34,
"source": "datasheet"
},
{
"name": "HSTL Duty Cycle OUT0/OUT1",
"symbol": "",
"kind": "timing",
"unit": "%",
"min": 45,
"typ": null,
"max": 55,
"conditions": "Assumes 50% reference input duty cycle; does not apply to OUT0_x for 38.88 MHz and 50 MHz operation",
"source_page": 6,
"source": "datasheet"
},
{
"name": "HSTL Duty Cycle OUT2-OUT5",
"symbol": "",
"kind": "timing",
"unit": "%",
"min": 45,
"typ": null,
"max": 55,
"conditions": "",
"source_page": 6,
"source": "datasheet"
},
{
"name": "1.8 V CMOS Output Rise Time",
"symbol": "tRC",
"kind": "timing",
"unit": "ns",
"min": null,
"typ": 1.2,
"max": 1.7,
"conditions": "CLOAD = 10 pF",
"source_page": 7,
"source": "datasheet"
},
{
"name": "1.8 V CMOS Output Fall Time",
"symbol": "tFC",
"kind": "timing",
"unit": "ns",
"min": null,
"typ": 1.2,
"max": 1.8,
"conditions": "CLOAD = 10 pF",
"source_page": 7,
"source": "datasheet"
},
{
"name": "3.3 V CMOS Output Rise Time",
"symbol": "tRC",
"kind": "timing",
"unit": "ns",
"min": null,
"typ": 0.5,
"max": 1,
"conditions": "CLOAD = 10 pF",
"source_page": 7,
"source": "datasheet"
},
{
"name": "3.3 V CMOS Output Fall Time",
"symbol": "tFC",
"kind": "timing",
"unit": "ns",
"min": null,
"typ": 0.6,
"max": 1.1,
"conditions": "CLOAD = 10 pF",
"source_page": 7,
"source": "datasheet"
}
]
}
},
"variants": [],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"ad9574bcpz"
],
"discovery_pitch": "AD9574BCPZ (Analog Devices) component page: datasheet pinout, KiCad symbol, footprint and 3D.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"ad9574bcpz.kicad_sym",
"ad9574bcpz.kicad_mod",
"ad9574bcpz.glb",
"ad9574bcpz.step",
"ad9574bcpz.lbr",
"docs/hero.png",
"docs/ad9574bcpz-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"ad9574bcpz-hero.glb",
"ad9574bcpz-hero.overlay.json",
"ad9574bcpz-etched.glb"
],
"visibility": {
"public": true
}
}