main
Ray Publish 0.1.0 2ed9dad 9d ago

AD8675ARZ-REEL7

Analog Devices · Operational Amplifier · SOIC-8

AD8675ARZ-REEL7 from Analog Devices, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NULL passive Offset null pin for external trim of device and system offset, with a typical trim range of ±3.5 mV; input current must stay below 50 µA with VS < V+.
2 -IN input Inverting input, with input voltage limited to the supply voltage (±V supply), input current limited to ±5 mA, and differential input voltage limited to ±0.7 V.
3 +IN input Non-inverting input, with input voltage limited to the supply voltage (±V supply), input current limited to ±5 mA, and differential input voltage limited to ±0.7 V.
4 V- power_in Negative power supply; the supply voltage absolute maximum is ±18 V, and the supplies should be established simultaneously with or before any input signals.
5 NC unconnected No connect pin, not internally connected to the die.
6 OUT output Amplifier output with rail-to-rail swing, short-circuit limit of ±35 mA, and indefinite output short-circuit duration to GND.
7 V+ power_in Positive power supply; the supply voltage absolute maximum is ±18 V, and the supplies should be established simultaneously with or before any input signals.
8 NULL passive Offset null pin for external trim of device and system offset, with a typical trim range of ±3.5 mV; input current must stay below 50 µA with VS < V+.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package SOIC-8
Category Amplifiers/Comparators
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Offset Voltage VOS 10 75 µV VS = ±5 V, TA = +25°C 3
Offset Voltage VOS 12 240 µV VS = ±5 V, −40°C ≤ TA ≤ +125°C 3
Offset Voltage Drift ΔVOS/ΔT 0.2 0.6 µV/°C VS = ±5 V, −40°C ≤ TA ≤ +125°C 3
Input Bias Current IB -2 0.5 2 nA VS = ±5 V, TA = +25°C 3
Input Bias Current IB -5.5 -2 5.5 nA VS = ±5 V, −40°C ≤ TA ≤ +125°C 3
Input Offset Current IOS -1 0.1 1 nA VS = ±5 V, TA = +25°C 3
Input Offset Current IOS -2.8 0.1 2.8 nA VS = ±5 V, −40°C ≤ TA ≤ +125°C 3
Input Voltage Range IVR -3 3 V VS = ±5 V 3
Common-Mode Rejection Ratio CMRR 105 130 dB VS = ±5 V, VCM = −3.0 V to +3.0 V, TA = +25°C 3
Common-Mode Rejection Ratio CMRR 105 dB VS = ±5 V, VCM = −3.0 V to +3.0 V, −40°C ≤ TA ≤ +125°C 3
Open-Loop Gain AVO 120 126 dB VS = ±5 V, RL = 2 kΩ to ground, VO = −3.5 V to +3.5 V, TA = +25°C 3
Open-Loop Gain AVO 117 dB VS = ±5 V, −40°C ≤ TA ≤ +125°C 3
Output Voltage High VOH 4.9 4.95 V VS = ±5 V, RL = 10 kΩ to ground, TA = +25°C 3
Output Voltage High VOH 4.85 V VS = ±5 V, RL = 10 kΩ to ground, −40°C ≤ TA ≤ +125°C 3
Output Voltage High VOH 4.8 4.9 V VS = ±5 V, RL = 2 kΩ to ground, TA = +25°C 3
Output Voltage High VOH 4.75 V VS = ±5 V, RL = 2 kΩ to ground, −40°C ≤ TA ≤ +125°C 3
Output Voltage Low VOL -4.98 -4.9 V VS = ±5 V, RL = 10 kΩ to ground, TA = +25°C 3
Output Voltage Low VOL -4.85 V VS = ±5 V, RL = 10 kΩ to ground, −40°C ≤ TA ≤ +125°C 3
Output Voltage Low VOL -4.91 -4.86 V VS = ±5 V, RL = 2 kΩ to ground, TA = +25°C 3
Output Voltage Low VOL -4.82 V VS = ±5 V, RL = 2 kΩ to ground, −40°C ≤ TA ≤ +125°C 3
Short-Circuit Limit ISC -35 35 mA VS = ±5 V 3
Power Supply Rejection Ratio PSRR 120 140 dB VS = ±5.0 V to ±15.0 V, TA = +25°C 3
Power Supply Rejection Ratio PSRR 120 dB VS = ±5.0 V to ±15.0 V, −40°C ≤ TA ≤ +125°C 3
Supply Current/Amplifier ISY 2.3 2.7 mA VS = ±5 V, VO = 0 V, TA = +25°C 3
Supply Current/Amplifier ISY 3.4 mA VS = ±5 V, VO = 0 V, −40°C ≤ TA ≤ +125°C 3
Offset Voltage VOS 10 75 µV VS = ±15 V, TA = +25°C 4
Offset Voltage VOS 12 240 µV VS = ±15 V, −40°C ≤ TA ≤ +125°C 4
Offset Voltage Drift ΔVOS/ΔT 0.2 0.6 µV/°C VS = ±15 V, −40°C ≤ TA ≤ +125°C 4
Input Bias Current IB -2 0.5 2 nA VS = ±15 V, TA = +25°C 4
Input Bias Current IB -4.5 1 4.5 nA VS = ±15 V, −40°C ≤ TA ≤ +125°C 4
Input Offset Current IOS -1 0.1 1 nA VS = ±15 V, TA = +25°C 4
Input Offset Current IOS -2.8 0.1 2.8 nA VS = ±15 V, −40°C ≤ TA ≤ +125°C 4
Input Voltage Range IVR -12.5 12.5 V VS = ±15 V 4
Common-Mode Rejection Ratio CMRR 114 130 dB VS = ±15 V, VCM = −12.5 V to +12.5 V, TA = +25°C 4
Common-Mode Rejection Ratio CMRR 114 dB VS = ±15 V, VCM = −12.5 V to +12.5 V, −40°C ≤ TA ≤ +125°C 4
Open-Loop Gain AVO 123 132 dB VS = ±15 V, RL = 2 kΩ to ground, VO = −13.5 V to +13.5 V, TA = +25°C 4
Open-Loop Gain AVO 117 dB VS = ±15 V, −40°C ≤ TA ≤ +125°C 4
Output Voltage High VOH 14.85 14.92 V VS = ±15 V, RL = 10 kΩ to ground, TA = +25°C 4
Output Voltage High VOH 14.8 V VS = ±15 V, RL = 10 kΩ to ground, −40°C ≤ TA ≤ +125°C 4
Output Voltage High VOH 14.6 14.8 V VS = ±15 V, RL = 2 kΩ to ground, TA = +25°C 4
Output Voltage High VOH 14.4 V VS = ±15 V, RL = 2 kΩ to ground, −40°C ≤ TA ≤ +125°C 4
Output Voltage Low VOL -14.96 -14.94 V VS = ±15 V, RL = 10 kΩ to ground, TA = +25°C 4
Output Voltage Low VOL -14.9 V VS = ±15 V, RL = 10 kΩ to ground, −40°C ≤ TA ≤ +125°C 4
Output Voltage Low VOL -14.85 -14.75 V VS = ±15 V, RL = 2 kΩ to ground, TA = +25°C 4
Output Voltage Low VOL -14.69 V VS = ±15 V, RL = 2 kΩ to ground, −40°C ≤ TA ≤ +125°C 4
Short-Circuit Limit ISC -35 35 mA VS = ±15 V 4
Power Supply Rejection Ratio PSRR 120 140 dB VS = ±5.0 V to ±15.0 V, TA = +25°C 4
Power Supply Rejection Ratio PSRR 120 dB VS = ±5.0 V to ±15.0 V, −40°C ≤ TA ≤ +125°C 4
Supply Current/Amplifier ISY 2.5 2.9 mA VS = ±15 V, VO = 0 V, TA = +25°C 4
Supply Current/Amplifier ISY 3.8 mA VS = ±15 V, VO = 0 V, −40°C ≤ TA ≤ +125°C 4
Supply Voltage -18 18 V 5
Input Current -5 5 mA 5
Differential Input Voltage -0.7 0.7 V 5
Storage Temperature Range (RM-8, R-8 packages) -65 150 °C RM-8, R-8 packages 5
Operating Temperature Range -40 125 °C 5
Junction Temperature Range (RM-8, R-8 packages) -65 150 °C RM-8, R-8 packages 5
Lead Temperature Range (Soldering) 300 °C Soldering, 10 sec 5
NULL Pins (Pin 1, Pin 8) Input Current 50 µA VS < V+ 5
Thermal Resistance, junction-to-ambient, 8-Lead SOIC_N (R-8) θJA 120 °C/W Standard 4-layer board, device soldered in circuit board 5
Thermal Resistance, junction-to-case, 8-Lead SOIC_N (R-8) θJC 45 °C/W 5

CAD (KiCad official)

  • Symbol: AD8675ARZ-REEL7
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: ad8675arz-reel7-etched.step / ad8675arz-reel7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ad8675arz-reel7.step / ad8675arz-reel7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (12 pp, sha256 2aaff714900693da, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF