component
AD8611ARZ-REEL7
Public Made by Adomby adom
Analog Devices Comparators, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownAD8611ARZ-REEL7
Analog Devices · Comparators · SOIC-8
AD8611ARZ-REEL7 from Analog Devices, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | V+ | power_in | Positive supply terminal; the datasheet specifies single-supply operation from 3 V to 5 V and a 7.0 V maximum total analog supply. |
| 2 | IN+ | input | Noninverting analog input of the differential input stage; input common-mode range is −200 mV to 2.0 V below V+ (typically 0.0 V to 3.0 V at 5 V supply) and the input must stay within that range for proper operation. |
| 3 | IN- | input | Inverting analog input of the differential input stage; the same common-mode voltage range and ±5 V maximum differential input voltage apply as for IN+. |
| 4 | V- | power_in | Negative supply terminal; the datasheet specifies test conditions with V− = 0 V (ground) for single-supply operation. |
| 5 | LATCH | input | Latch enable input, TTL/CMOS compatible with logic high at least 2.0 V and logic low at most 0.8 V; the latch is not functional when VCC is below 4.3 V and should be tied low for low VCC operation. |
| 6 | GND | power_in | Negative logic supply (ground reference for the digital/latch section), the datasheet's only ground pin on the SOIC package. |
| 7 | QA | output | One of two complementary outputs for channel A; the output swings from ground to about 1 V below V+ with no load and is rated up to 10 mA output current without added propagation delay. |
| 8 | QA | output | One of two complementary outputs for channel A; the output swings from ground to about 1 V below V+ with no load and is rated up to 10 mA output current without added propagation delay. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Analog Devices |
| Package | SOIC-8 |
| Category | Amplifiers/Comparators |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Offset Voltage | VOS | 1 | 7 | mV | V+ = 5.0 V, TA = 25°C | 3 | |
| Offset Voltage over temperature | VOS | 8 | mV | V+ = 5.0 V, −40°C ≤ TA ≤ +85°C | 3 | ||
| Input Bias Current | IB | -6 | -4 | μA | V+ = 5.0 V, VCM = 0 V | 3 | |
| Input Bias Current over temperature | IB | -7 | -4.5 | μA | V+ = 5.0 V, −40°C ≤ TA ≤ +85°C | 3 | |
| Input Offset Current | IOS | -4 | 4 | μA | V+ = 5.0 V, VCM = 0 V | 3 | |
| Input Common-Mode Voltage Range | VCM | 0 | 3 | V | V+ = 5.0 V | 3 | |
| Common-Mode Rejection Ratio | CMRR | 55 | 85 | dB | V+ = 5.0 V, 0 V ≤ VCM ≤ 3.0 V | 3 | |
| Large Signal Voltage Gain | AVO | 3000 | V/V | V+ = 5.0 V, RL = 10 kΩ | 3 | ||
| Logic 1 Voltage Threshold (latch enable) | VIH | 2 | V | V+ = 5.0 V, VCC > 4.3 V | 3 | ||
| Logic 0 Voltage Threshold (latch enable) | VIL | 0.8 | V | V+ = 5.0 V, VCC > 4.3 V | 3 | ||
| Logic 1 Current (latch enable) | IIH | -1 | -0.3 | μA | V+ = 5.0 V, VCC > 4.3 V, VLH = 3.0 V | 3 | |
| Logic 0 Current (latch enable) | IIL | -5 | -2.7 | μA | V+ = 5.0 V, VCC > 4.3 V, VLL = 0.3 V | 3 | |
| Latch Enable Pulse Width | tPW(E) | 3 | ns | V+ = 5.0 V, VCC > 4.3 V | 3 | ||
| Latch Setup Time | tS | 0.5 | ns | V+ = 5.0 V, VCC > 4.3 V | 3 | ||
| Latch Hold Time | tH | 0.5 | ns | V+ = 5.0 V, VCC > 4.3 V | 3 | ||
| Logic 1 Voltage (light load) | VOH | 3 | 3.35 | V | V+ = 5.0 V, IOH = 50 μA, ΔVIN > 250 mV | 3 | |
| Logic 1 Voltage (3.2 mA load) | VOH | 2.4 | 3.4 | V | V+ = 5.0 V, IOH = 3.2 mA, ΔVIN > 250 mV | 3 | |
| Logic 0 Voltage | VOL | 0.25 | 0.4 | V | V+ = 5.0 V, IOL = 3.2 mA, ΔVIN > 250 mV | 3 | |
| Input Frequency | fMAX | 100 | MHz | V+ = 5.0 V, 400 mV p-p sine wave | 3 | ||
| Propagation Delay | tP | 4 | 5.5 | ns | V+ = 5.0 V, 200 mV step with 100 mV overdrive | 3 | |
| Propagation Delay over temperature | tP | 5 | ns | V+ = 5.0 V, −40°C ≤ TA ≤ +85°C | 3 | ||
| Propagation Delay (small overdrive) | tP | 5 | ns | V+ = 5.0 V, 100 mV step with 5 mV overdrive | 3 | ||
| Differential Propagation Delay | ΔtP | 0.5 | 2 | ns | V+ = 5.0 V, 100 mV step with 100 mV overdrive | 3 | |
| Rise Time | 2.5 | ns | V+ = 5.0 V, 20% to 80% | 3 | |||
| Fall Time | 1.1 | ns | V+ = 5.0 V, 80% to 20% | 3 | |||
| Power Supply Rejection Ratio | PSRR | 55 | 73 | dB | 4.5 V ≤ V+ ≤ 5.5 V | 3 | |
| V+ Supply Current (per comparator) | I+ | 5.7 | 10 | mA | V+ = 5.0 V | 3 | |
| V+ Supply Current over temperature (per comparator) | I+ | 10 | mA | V+ = 5.0 V, −40°C ≤ TA ≤ +85°C | 3 | ||
| Ground Supply Current (per comparator) | IGND | 3.5 | 7 | mA | V+ = 5.0 V, VO = 0 V, RL = ∞ | 3 | |
| Ground Supply Current over temperature (per comparator) | IGND | 7 | mA | V+ = 5.0 V, −40°C ≤ TA ≤ +85°C | 3 | ||
| V− Supply Current (per comparator) | I− | 2.2 | 4 | mA | V+ = 5.0 V | 3 | |
| V− Supply Current over temperature (per comparator) | I− | 5 | mA | V+ = 5.0 V, −40°C ≤ TA ≤ +85°C | 3 | ||
| Offset Voltage | VOS | 1 | 7 | mV | V+ = 3.0 V, TA = 25°C | 4 | |
| Input Bias Current | IB | -6 | -4 | μA | V+ = 3.0 V, VCM = 0 V | 4 | |
| Input Bias Current over temperature | IB | -7 | -4.5 | μA | V+ = 3.0 V, −40°C ≤ TA ≤ +85°C | 4 | |
| Input Common-Mode Voltage Range | VCM | 0 | 1 | V | V+ = 3.0 V | 4 | |
| Common-Mode Rejection Ratio | CMRR | 55 | dB | V+ = 3.0 V, 0 V ≤ VCM ≤ 1.0 V | 4 | ||
| Output High Voltage | VOH | 1.21 | V | V+ = 3.0 V, IOH = −3.2 mA, VIN > 250 mV | 4 | ||
| Output Low Voltage | VOL | 0.3 | V | V+ = 3.0 V, IOL = +3.2 mA, VIN > 250 mV | 4 | ||
| Power Supply Rejection Ratio | PSRR | 46 | dB | 2.7 V ≤ V+ ≤ 6 V | 4 | ||
| V+ Supply Current (per comparator) | I+ | 4.5 | 6.5 | mA | V+ = 3.0 V, VO = 0 V, RL = ∞, −40°C ≤ TA ≤ +85°C | 4 | |
| V+ Supply Current (per comparator), second limit | I+ | 10 | mA | V+ = 3.0 V, VO = 0 V, RL = ∞ | 4 | ||
| Ground Supply Current (per comparator) | IGND | 2.5 | 3.5 | mA | V+ = 3.0 V, VO = 0 V, RL = ∞, −40°C ≤ TA ≤ +85°C | 4 | |
| Ground Supply Current (per comparator), second limit | IGND | 5.5 | mA | V+ = 3.0 V, VO = 0 V, RL = ∞ | 4 | ||
| V− Supply Current (per comparator) | I− | 2 | 3.5 | mA | V+ = 3.0 V, VO = 0 V, RL = ∞ | 4 | |
| V− Supply Current over temperature (per comparator) | I− | 4.8 | mA | V+ = 3.0 V, VO = 0 V, RL = ∞, −40°C ≤ TA ≤ +85°C | 4 | ||
| Propagation Delay | tP | 4.5 | 6.5 | ns | V+ = 3.0 V, 100 mV step with 20 mV overdrive | 4 | |
| Total Analog Supply Voltage | 7 | V | 5 | ||||
| Digital Supply Voltage | 7 | V | 5 | ||||
| Differential Input Voltage | -5 | 5 | V | 5 | |||
| Input Current | -5 | 5 | mA | 5 | |||
| Storage Temperature Range (R package) | -65 | 150 | °C | R, RU, RM Packages | 5 | ||
| Junction Temperature Range (R package) | -65 | 150 | °C | R, RU, RM Packages | 5 | ||
| Lead Temperature Range (Soldering, 10 sec) | 300 | °C | 10 sec soldering | 5 | |||
| Operating Temperature Range | -40 | 85 | °C | 5 | |||
| Single-Supply Operating Voltage | 3 | 5 | V | Single-supply operation (Features) | 1 | ||
| Thermal Resistance, junction-to-ambient, 8-Lead SOIC (R) | θJA | 158 | °C/W | Device soldered in circuit board (worst case) | 5 | ||
| Thermal Resistance, junction-to-case, 8-Lead SOIC (R) | θJC | 43 | °C/W | 5 |
CAD (KiCad official)
- Symbol:
AD8611ARZ-REEL7 - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
ad8611arz-reel7-etched.step/ad8611arz-reel7-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ad8611arz-reel7.step/ad8611arz-reel7.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Analog Devices datasheet (20 pp, sha256
415d2be953e2066d, retrieved 2026-10-20, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).