main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers ad823aarz: viewers · Ray 5d ago
ad823aarz-etched.glb Publish 0.1.0 · Ray 5d ago
ad823aarz-etched.step ad823aarz: factory component page (tier=mfr) · Ray 5d ago
ad823aarz-hero.glb ad823aarz: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
ad823aarz-hero.overlay.json Publish 0.1.0 · Ray 5d ago
ad823aarz.glb Publish 0.1.0 · Ray 5d ago
ad823aarz.kicad_mod Publish 0.1.0 · Ray 5d ago
ad823aarz.kicad_sym Publish 0.1.0 · Ray 5d ago
ad823aarz.lbr Publish 0.1.0 · Ray 5d ago
ad823aarz.step Publish 0.1.0 · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago

AD823AARZ

Analog Devices · FET InputAmplifiers · SOIC-8

AD823AARZ from Analog Devices, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT1 output Output of amplifier 1, which swings to within 20 mV of each supply rail for IOUT ≤ 100 µA and provides a linear output current of 40 mA.
2 -IN1 input Inverting input of amplifier 1, a JFET input whose input voltage range extends 0.2 V below −VS and whose input bias current is 25 pA maximum.
3 +IN1 input Noninverting input of amplifier 1, with the same JFET input range extending 0.2 V below −VS, and no phase inversion for input voltages up to and including +VS.
4 -VS power_in Negative supply; the part operates from a single supply of 3 V to 36 V or from dual supplies of ±1.5 V to ±18 V.
5 +IN2 input Noninverting input of amplifier 2, with the same JFET input range extending 0.2 V below −VS, and no phase inversion for input voltages up to and including +VS.
6 -IN2 input Inverting input of amplifier 2, a JFET input whose input voltage range extends 0.2 V below −VS and whose input bias current is 25 pA maximum.
7 OUT2 output Output of amplifier 2, which swings to within 20 mV of each supply rail for IOUT ≤ 100 µA and provides a linear output current of 40 mA.
8 +VS power_in Positive supply; the part operates from a single supply of 3 V to 36 V or from dual supplies of ±1.5 V to ±18 V.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package SOIC-8
Category Amplifiers
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Operating Range 3 36 V 3
Supply Voltage 36 V 6
Storage Temperature Range -65 125 °C 6
Operating Temperature Range -40 85 °C 6
Lead Temperature 300 °C Soldering, 10 sec 6
ESD Ratings (Human Body Model) 4500 V 6
ESD Ratings (Charged Device Model) 1250 V 6
Thermal Resistance, 8-Lead SOIC_N θJA 120 °C/W Surface-mount, soldered in circuit board, free air 6
−3 dB Bandwidth 14.1 17 MHz +VS=5 V, RL=2 kΩ to 2.5 V; G = +1, VOUT ≤ 0.2 V p-p 3
Slew Rate 25 30 V/µs +VS=5 V; G = −1, VOUT = 4 V step 3
Initial Offset 0.12 0.7 mV +VS=5 V 3
Maximum Offset over Temperature 0.2 1.3 mV +VS=5 V 3
Input Bias Current 0.3 25 pA +VS=5 V; VCM = 0 V to 4 V 3
Input Bias Current at TMAX 10 25 pA +VS=5 V; At TMAX, VCM = 0 V to 4 V 3
Input Offset Current 0.3 20 pA +VS=5 V 3
Open-Loop Gain 40 175 V/mV +VS=5 V; VOUT = 0.2 V to 4 V, RL = 2 kΩ 3
Open-Loop Gain over Temperature 25 V/mV +VS=5 V; TMIN to TMAX 3
Input Common-Mode Voltage Range -0.2 3 V +VS=5 V; printed as −0.2 to +3 (first value) 3
Common-Mode Rejection Ratio 60 73 dB +VS=5 V; VCM = 0 V to 3 V 3
Output Voltage Swing Low, IL = ±100 µA 0.009 4.98 V +VS=5 V; IL = ±100 µA 3
Output Voltage Swing Low, IL = ±2 mA 0.026 4.96 V +VS=5 V; IL = ±2 mA 3
Output Voltage Swing Low, IL = ±10 mA 0.097 4.88 V +VS=5 V; IL = ±10 mA 3
Quiescent Current, total 5.1 5.7 mA +VS=5 V; TMIN to TMAX 3
Power Supply Rejection Ratio 70 94 dB +VS=5 V to 15 V; TMIN to TMAX 3
−3 dB Bandwidth 13.8 17.3 MHz +VS=3.3 V; G = +1, VOUT ≤ 0.2 V p-p, VCM = 0.65 V 4
Slew Rate 18 23 V/µs +VS=3.3 V; G = −1, VOUT = 2 V step, VCM = 0.65 V 4
Initial Offset 0.14 1 mV +VS=3.3 V 4
Maximum Offset over Temperature 0.3 1.8 mV +VS=3.3 V 4
Input Bias Current 0.3 25 pA +VS=3.3 V; VCM = 0 V to 2 V 4
Input Bias Current at TMAX 10 25 pA +VS=3.3 V; At TMAX, VCM = 0 V to 2 V 4
Input Offset Current 0.3 20 pA +VS=3.3 V 4
Open-Loop Gain 16 63 V/mV +VS=3.3 V; VOUT = 0.2 V to 2 V, RL = 2 kΩ 4
Open-Loop Gain over Temperature 14 V/mV +VS=3.3 V; TMIN to TMAX 4
Input Common-Mode Voltage Range -0.2 1 V +VS=3.3 V; printed as −0.2 to +1 (first value) 4
Common-Mode Rejection Ratio 54 71 dB +VS=3.3 V; VCM = 0 V to 1 V 4
Output Voltage Swing Low, IL = ±100 µA 0.006 3.28 V +VS=3.3 V; IL = ±100 µA 4
Output Voltage Swing Low, IL = ±2 mA 0.04 3.26 V +VS=3.3 V; IL = ±2 mA 4
Output Voltage Swing Low, IL = ±10 mA 0.093 3.18 V +VS=3.3 V; IL = ±10 mA 4
Quiescent Current, total 5 5.7 mA +VS=3.3 V; TMIN to TMAX 4
Power Supply Rejection Ratio 70 80 dB VS=3.3 V to 15 V; TMIN to TMAX 4
−3 dB Bandwidth 16.5 19 MHz VS=±15 V; G = +1, VOUT ≤ 0.2 V p-p 5
Slew Rate 31 35 V/µs VS=±15 V; G = −1, VOUT = 10 V step 5
Initial Offset 0.8 3.5 mV VS=±15 V 5
Maximum Offset over Temperature 1 5 mV VS=±15 V 5
Input Bias Current 1.3 25 pA VS=±15 V; VCM = 0 V 5
Input Bias Current at TMAX 55 95 pA VS=±15 V; At TMAX, VCM = 0 V 5
Input Offset Current 1.3 20 pA VS=±15 V 5
Open-Loop Gain 100 450 V/mV VS=±15 V; VOUT = +10 V to −10 V, RL = 2 kΩ 5
Open-Loop Gain over Temperature 80 V/mV VS=±15 V; TMIN to TMAX 5
Input Common-Mode Voltage Range -15.2 13 V VS=±15 V; printed as −15.2 to +13 (first value) 5
Common-Mode Rejection Ratio 70 90 dB VS=±15 V; VCM = −15 V to +13 V 5
Output Voltage Swing, IL = ±100 µA -14.9 14.96 V VS=±15 V; IL = ±100 µA 5
Output Voltage Swing, IL = ±2 mA -14.97 14.96 V VS=±15 V; IL = ±2 mA 5
Output Voltage Swing, IL = ±10 mA -14.91 14.89 V VS=±15 V; IL = ±10 mA 5
Quiescent Current, total 6.3 8.4 mA VS=±15 V; TMIN to TMAX 5
Power Supply Rejection Ratio 70 94 dB VS=5 V to 15 V; TMIN to TMAX 5

CAD (KiCad official)

  • Symbol: AD823AARZ
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: ad823aarz-etched.step / ad823aarz-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ad823aarz.step / ad823aarz.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (20 pp, sha256 b4e30ce5d30e46cc, retrieved 2026-10-29, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF