component
AD7998BRUZ-1REEL
Public Made by Adomby adom
Analog Devices Analog To Digital Converters (ADCs), TSSOP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
AD7998BRUZ-1REEL
Analog Devices · Analog To Digital Converters (ADCs) · TSSOP-20
AD7998BRUZ-1REEL from Analog Devices, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | AGND | power_in | Analog ground reference for all circuitry; all analog input signals should be referred to this AGND voltage. |
| 2 | VDD | power_in | Power supply input, range 2.7 V to 5.5 V. |
| 3 | AGND | power_in | Analog ground reference for all circuitry; all analog input signals should be referred to this AGND voltage. |
| 4 | AGND | power_in | Analog ground reference for all circuitry; all analog input signals should be referred to this AGND voltage. |
| 5 | VDD | power_in | Power supply input, range 2.7 V to 5.5 V. |
| 6 | REFIN | input | External voltage reference input with a range of 1.2 V to VDD, with 0.1 µF and 1 µF capacitors placed between REFIN and AGND. |
| 7 | VIN1 | input | Analog input 1, single-ended channel with input range 0 V to REFIN. |
| 8 | VIN3 | input | Analog input 3, single-ended channel with input range 0 V to REFIN. |
| 9 | VIN5 | input | Analog input 5, single-ended channel with input range 0 V to REFIN. |
| 10 | VIN7 | input | Analog input 7, single-ended channel with input range 0 V to REFIN. |
| 11 | VIN8 | input | Analog input 8, single-ended channel with input range 0 V to REFIN. |
| 12 | VIN6 | input | Analog input 6, single-ended channel with input range 0 V to REFIN. |
| 13 | VIN4 | input | Analog input 4, single-ended channel with input range 0 V to REFIN. |
| 14 | VIN2 | input | Analog input 2, single-ended channel with input range 0 V to REFIN. |
| 15 | AS | input | Address select logic input that selects one of three I2C addresses depending on the voltage applied (AGND, VDD or floating). |
| 16 | CONVST | input | Edge-triggered convert start input; rising edge powers up the part (1 µs power-up time) and falling edge places track/hold into hold and initiates a conversion. |
| 17 | ALERT/BUSY | output | Open-drain digital output selectable as out-of-range ALERT or BUSY (conversion in progress) indicator. |
| 18 | SDA | bidirectional | Serial bus bidirectional data, open-drain output, external pull-up resistor required. |
| 19 | SCL | input | Serial bus clock, open-drain input, external pull-up resistor required. |
| 20 | AGND | power_in | Analog ground reference for all circuitry; all analog input signals should be referred to this AGND voltage. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Analog Devices |
| Package | TSSOP-20 |
| Category | Data Converters |
| Pins | 20 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| VDD to GND | VDD | -0.3 | 7 | V | TA = 25°C | 9 | |
| Digital Input Voltage to GND | -0.3 | 7 | V | TA = 25°C | 9 | ||
| Input Current to Any Pin Except Supplies | -10 | 10 | mA | ±10 mA; transient currents of up to 100 mA do not cause SCR latch-up | 9 | ||
| Storage Temperature Range | -65 | 150 | °C | 9 | |||
| Junction Temperature | TJ | 150 | °C | 9 | |||
| Pb-free Soldering Reflow Temperature | 260 | °C | Pb-free reflow, 260 (+0)°C | 9 | |||
| ESD | 1.5 | kV | 9 | ||||
| Analog Input Voltage to GND | -0.3 | V | -0.3 V to VDD + 0.3 V | 9 | |||
| Reference Input Voltage to GND | -0.3 | V | -0.3 V to VDD + 0.3 V | 9 | |||
| Digital Output Voltage to GND | -0.3 | V | -0.3 V to VDD + 0.3 V | 9 | |||
| Operating Temperature Range (B Version) | -40 | 85 | °C | Commercial (B Version) | 9 | ||
| Supply Voltage | VDD | 2.7 | 5.5 | V | VDD range for the AD7997/AD7998 | 10 | |
| REFIN Voltage Range | REFIN | 1.2 | V | 1.2 V to VDD | 10 | ||
| Thermal Impedance, junction to ambient | θJA | 143 | °C/W | 20-Lead TSSOP | 9 | ||
| Thermal Impedance, junction to case | θJC | 45 | °C/W | 20-Lead TSSOP | 9 | ||
| SDA fall time, standard mode | t10 | 300 | ns | Standard mode | 8 | ||
| SDA fall time, fast mode | t10 | 300 | ns | Fast mode; min is 20 + 0.1 CB | 8 | ||
| SDA fall time, high speed | t10 | 10 | 80 | ns | High speed mode, CB = 100 pF max | 8 | |
| SDA fall time, high speed | t10 | 20 | 160 | ns | High speed mode, CB = 400 pF max | 8 | |
| SCL rise time, standard mode | t11 | 1000 | ns | Standard mode | 8 | ||
| SCL rise time, fast mode | t11 | 300 | ns | Fast mode; min is 20 + 0.1 CB | 8 | ||
| SCL rise time, high speed | t11 | 10 | 40 | ns | High speed mode, CB = 100 pF max | 8 | |
| SCL rise time, high speed | t11 | 20 | 80 | ns | High speed mode, CB = 400 pF max | 8 | |
| SCL rise time after repeated start and after Acknowledge bit, standard mode | t11A | 1000 | ns | Standard mode | 8 | ||
| SCL rise time after repeated start and after Acknowledge bit, fast mode | t11A | 300 | ns | Fast mode; min is 20 + 0.1 CB | 8 | ||
| SCL rise time after repeated start and after Acknowledge bit, high speed | t11A | 10 | 80 | ns | High speed mode, CB = 100 pF max | 8 | |
| SCL rise time after repeated start and after Acknowledge bit, high speed | t11A | 20 | 160 | ns | High speed mode, CB = 400 pF max | 8 | |
| SCL fall time, standard mode | t12 | 300 | ns | Standard mode | 8 | ||
| SCL fall time, fast mode | t12 | 300 | ns | Fast mode; min is 20 + 0.1 CB | 8 | ||
| SCL fall time, high speed | t12 | 10 | 40 | ns | High speed mode, CB = 100 pF max | 8 | |
| SCL fall time, high speed | t12 | 20 | 80 | ns | High speed mode, CB = 400 pF max | 8 | |
| Pulse width of suppressed spike, fast mode | tSP | 0 | 50 | ns | Fast mode | 8 | |
| Pulse width of suppressed spike, high speed mode | tSP | 0 | 10 | ns | High speed mode | 8 | |
| Power-up time | tPOWER-UP | 1 | µs | 8 |
CAD (KiCad official)
- Symbol:
AD7998BRUZ-1REEL - Footprint:
Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm - 3D model: TSSOP-20 (KiCad packages3D, STEP)
- 3D model files:
ad7998bruz-1reel-etched.step/ad7998bruz-1reel-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ad7998bruz-1reel.step/ad7998bruz-1reel.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Analog Devices datasheet (32 pp, sha256
081ef00889049a99, retrieved 2026-10-31, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# AD7998BRUZ-1REEL
**Analog Devices** · Analog To Digital Converters (ADCs) · TSSOP-20
AD7998BRUZ-1REEL from Analog Devices, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | AGND | power_in | Analog ground reference for all circuitry; all analog input signals should be referred to this AGND voltage. |
| 2 | VDD | power_in | Power supply input, range 2.7 V to 5.5 V. |
| 3 | AGND | power_in | Analog ground reference for all circuitry; all analog input signals should be referred to this AGND voltage. |
| 4 | AGND | power_in | Analog ground reference for all circuitry; all analog input signals should be referred to this AGND voltage. |
| 5 | VDD | power_in | Power supply input, range 2.7 V to 5.5 V. |
| 6 | REFIN | input | External voltage reference input with a range of 1.2 V to VDD, with 0.1 µF and 1 µF capacitors placed between REFIN and AGND. |
| 7 | VIN1 | input | Analog input 1, single-ended channel with input range 0 V to REFIN. |
| 8 | VIN3 | input | Analog input 3, single-ended channel with input range 0 V to REFIN. |
| 9 | VIN5 | input | Analog input 5, single-ended channel with input range 0 V to REFIN. |
| 10 | VIN7 | input | Analog input 7, single-ended channel with input range 0 V to REFIN. |
| 11 | VIN8 | input | Analog input 8, single-ended channel with input range 0 V to REFIN. |
| 12 | VIN6 | input | Analog input 6, single-ended channel with input range 0 V to REFIN. |
| 13 | VIN4 | input | Analog input 4, single-ended channel with input range 0 V to REFIN. |
| 14 | VIN2 | input | Analog input 2, single-ended channel with input range 0 V to REFIN. |
| 15 | AS | input | Address select logic input that selects one of three I2C addresses depending on the voltage applied (AGND, VDD or floating). |
| 16 | CONVST | input | Edge-triggered convert start input; rising edge powers up the part (1 µs power-up time) and falling edge places track/hold into hold and initiates a conversion. |
| 17 | ALERT/BUSY | output | Open-drain digital output selectable as out-of-range ALERT or BUSY (conversion in progress) indicator. |
| 18 | SDA | bidirectional | Serial bus bidirectional data, open-drain output, external pull-up resistor required. |
| 19 | SCL | input | Serial bus clock, open-drain input, external pull-up resistor required. |
| 20 | AGND | power_in | Analog ground reference for all circuitry; all analog input signals should be referred to this AGND voltage. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Analog Devices |
| Package | TSSOP-20 |
| Category | Data Converters |
| Pins | 20 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| VDD to GND | VDD | -0.3 | | 7 | V | TA = 25°C | 9 |
| Digital Input Voltage to GND | | -0.3 | | 7 | V | TA = 25°C | 9 |
| Input Current to Any Pin Except Supplies | | -10 | | 10 | mA | ±10 mA; transient currents of up to 100 mA do not cause SCR latch-up | 9 |
| Storage Temperature Range | | -65 | | 150 | °C | | 9 |
| Junction Temperature | TJ | | | 150 | °C | | 9 |
| Pb-free Soldering Reflow Temperature | | | | 260 | °C | Pb-free reflow, 260 (+0)°C | 9 |
| ESD | | | | 1.5 | kV | | 9 |
| Analog Input Voltage to GND | | -0.3 | | | V | -0.3 V to VDD + 0.3 V | 9 |
| Reference Input Voltage to GND | | -0.3 | | | V | -0.3 V to VDD + 0.3 V | 9 |
| Digital Output Voltage to GND | | -0.3 | | | V | -0.3 V to VDD + 0.3 V | 9 |
| Operating Temperature Range (B Version) | | -40 | | 85 | °C | Commercial (B Version) | 9 |
| Supply Voltage | VDD | 2.7 | | 5.5 | V | VDD range for the AD7997/AD7998 | 10 |
| REFIN Voltage Range | REFIN | 1.2 | | | V | 1.2 V to VDD | 10 |
| Thermal Impedance, junction to ambient | θJA | | 143 | | °C/W | 20-Lead TSSOP | 9 |
| Thermal Impedance, junction to case | θJC | | 45 | | °C/W | 20-Lead TSSOP | 9 |
| SDA fall time, standard mode | t10 | | | 300 | ns | Standard mode | 8 |
| SDA fall time, fast mode | t10 | | | 300 | ns | Fast mode; min is 20 + 0.1 CB | 8 |
| SDA fall time, high speed | t10 | 10 | | 80 | ns | High speed mode, CB = 100 pF max | 8 |
| SDA fall time, high speed | t10 | 20 | | 160 | ns | High speed mode, CB = 400 pF max | 8 |
| SCL rise time, standard mode | t11 | | | 1000 | ns | Standard mode | 8 |
| SCL rise time, fast mode | t11 | | | 300 | ns | Fast mode; min is 20 + 0.1 CB | 8 |
| SCL rise time, high speed | t11 | 10 | | 40 | ns | High speed mode, CB = 100 pF max | 8 |
| SCL rise time, high speed | t11 | 20 | | 80 | ns | High speed mode, CB = 400 pF max | 8 |
| SCL rise time after repeated start and after Acknowledge bit, standard mode | t11A | | | 1000 | ns | Standard mode | 8 |
| SCL rise time after repeated start and after Acknowledge bit, fast mode | t11A | | | 300 | ns | Fast mode; min is 20 + 0.1 CB | 8 |
| SCL rise time after repeated start and after Acknowledge bit, high speed | t11A | 10 | | 80 | ns | High speed mode, CB = 100 pF max | 8 |
| SCL rise time after repeated start and after Acknowledge bit, high speed | t11A | 20 | | 160 | ns | High speed mode, CB = 400 pF max | 8 |
| SCL fall time, standard mode | t12 | | | 300 | ns | Standard mode | 8 |
| SCL fall time, fast mode | t12 | | | 300 | ns | Fast mode; min is 20 + 0.1 CB | 8 |
| SCL fall time, high speed | t12 | 10 | | 40 | ns | High speed mode, CB = 100 pF max | 8 |
| SCL fall time, high speed | t12 | 20 | | 80 | ns | High speed mode, CB = 400 pF max | 8 |
| Pulse width of suppressed spike, fast mode | tSP | 0 | | 50 | ns | Fast mode | 8 |
| Pulse width of suppressed spike, high speed mode | tSP | 0 | | 10 | ns | High speed mode | 8 |
| Power-up time | tPOWER-UP | | 1 | | µs | | 8 |
## CAD (KiCad official)
- Symbol: `AD7998BRUZ-1REEL`
- Footprint: `Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm`
- 3D model: TSSOP-20 (KiCad packages3D, STEP)
- 3D model files: `ad7998bruz-1reel-etched.step` / `ad7998bruz-1reel-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `ad7998bruz-1reel.step` / `ad7998bruz-1reel.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Analog Devices datasheet](https://www.analog.com/media/en/technical-documentation/data-sheets/AD7997_7998.pdf) (32 pp, sha256 `081ef00889049a99`, retrieved 2026-10-31, tier: manufacturer)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/ad7998bruz-1reel-datasheet.pdf)