component

AD7795BRUZ-REEL

Public Made by Adom

by adom

Analog Devices Analog To Digital Converters (ADC), TSSOP-24. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentdata acquisitionad7795bruz-reelfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
ad7795bruz-reel / README.md
History Download
Ray Publish 0.1.0 0aac70c 8d ago

AD7795BRUZ-REEL

Analog Devices · Analog To Digital Converters (ADC) · TSSOP-24

AD7795BRUZ-REEL from Analog Devices, in a TSSOP-24. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SCLK input Serial clock input for the ADC serial interface, also used to clock DIN and DOUT/RDY when CS is low.
2 CLK bidirectional Clock pin that can be used as an external clock input or as an internal clock output, selected by the configuration.
3 CS input Chip select input used to select the ADC on the serial bus; the text indicates it should be held low during serial communication.
4 NC unconnected No connect; leave unconnected.
5 AIN6(+)/P1 input Positive analog input of differential pair AIN6(+)/AIN6(-); when used as a digital I/O (P1), its voltage must stay between GND and AVDD.
6 AIN6(-)/P2 input Negative analog input of differential pair AIN6(+)/AIN6(-); when used as a digital I/O (P2), its voltage must stay between GND and AVDD.
7 AIN1(+) input Positive analog input of differential pair AIN1(+)/AIN1(-).
8 AIN1(-) input Negative analog input of differential pair AIN1(+)/AIN1(-).
9 AIN2(+) input Positive analog input of differential pair AIN2(+)/AIN2(-).
10 AIN2(-) input Negative analog input of differential pair AIN2(+)/AIN2(-).
11 AIN3(+) input Positive analog input of differential pair AIN3(+)/AIN3(-).
12 AIN3(-) input Negative analog input of differential pair AIN3(+)/AIN3(-).
13 REFIN1(+) input Positive reference input 1; the differential reference (REFIN1(+) - REFIN1(-)) is 2.5 V nominal, with an absolute range of GND + 0.1 V to AVDD.
14 REFIN1(-) input Negative reference input 1; absolute voltage must be between GND and AVDD - 0.1 V.
15 AIN5(+)/IOUT2 output Positive analog input AIN5(+), or excitation current output IOUT2 for the burnout/excitation current source, which the text gives as 10 uA, 210 uA or 1 mA.
16 AIN5(-)/IOUT1 output Negative analog input AIN5(-), or excitation current output IOUT1 for the excitation current source, which the text gives as 10 uA, 210 uA or 1 mA.
17 AIN4(+)/REFIN2(+) input Positive analog input AIN4(+), or positive reference input REFIN2(+) with an absolute range of GND + 0.1 V to AVDD.
18 AIN4(-)/REFIN2(-) input Negative analog input AIN4(-), or negative reference input REFIN2(-) with an absolute voltage between GND and AVDD - 0.1 V.
19 PSW output Power switch pin for the bridge/sensor supply switching; connect to GND when not used.
20 GND power_in Ground reference for the analog and digital circuitry.
21 AVDD power_in Analog supply voltage, 2.7 V to 5.25 V.
22 DVDD power_in Digital supply voltage, 2.7 V to 5.25 V; the text also gives a 3 V figure for DVDD when AVDD is 5 V.
23 DOUT/RDY tri_state Serial data output that also serves as the data-ready indicator; it goes high when a conversion is not ready and is tri-stated when CS is high.
24 DIN input Serial data input to the ADC control and communications register.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package TSSOP-24
Category Data Acquisition
Pins 24

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Output update rate (AD7795, 16-bit) fADC 4.17 470 Hz 2.5 V external reference; normal mode 3
Resolution, no missing codes (AD7795) 16 bits No missing codes 3
Integral nonlinearity INL -15 15 ppm of FSR 2.5 V external reference; normal mode 3
Power supply rejection (DC) PSRR 100 dB AIN = 1 V/gain; gain ≥ 4 3
50 Hz / 60 Hz rejection, FS[3:0]=1010 65 80 dB 50 Hz and 60 Hz ±1 Hz; FS[3:0]=1010 3
50 Hz rejection, FS[3:0]=1001 80 90 dB 50 Hz ±1 Hz; FS[3:0]=1001 3
60 Hz rejection, FS[3:0]=1000 90 100 dB 60 Hz ±1 Hz; FS[3:0]=1000 3
Analog input absolute voltage, unbuffered, gain 1-2 (GND-referenced) -30 mV Unbuffered; gain 1 or 2; printed as GND − 30 mV 3
Analog input absolute voltage, unbuffered, gain 1-2 (AVDD-referenced) 30 mV Unbuffered; gain 1 or 2; printed as AVDD + 30 mV 3
Analog input absolute voltage, buffered, gain 1-2 (GND-referenced) 100 mV Buffered; gain 1 or 2; printed as GND + 100 mV 3
Analog input absolute voltage, buffered, gain 1-2 (AVDD-referenced) -100 mV Buffered; gain 1 or 2; printed as AVDD − 100 mV 3
Analog input absolute voltage, buffered, gain 4-128 (GND-referenced) 300 mV Buffered; gain 4 to 128; printed as GND + 300 mV 3
Analog input absolute voltage, buffered, gain 4-128 (AVDD-referenced) -1.1 V Buffered; gain 4 to 128; printed as AVDD − 1.1 V 3
Common-mode input voltage VCM VCM 0.5 V Gain 4 to 128; VCM = (AIN(+) + AIN(−))/2 3
Analog input current, gain 1-2 -1 1 nA AD7795B; gain 1 or 2; output rate < 100 Hz 3
Analog input current, gain 4-128 -250 250 pA AD7795B; gain 4 to 128; output rate < 100 Hz 3
Internal reference accuracy VREF -0.01 0.01 % 1.17 V internal reference; AVDD = 4 V, TA = 25°C 5
Internal reference temperature coefficient 4 15 ppm/°C Internal 1.17 V reference 5
REFIN voltage range VREFIN 0.1 V REFIN = REFIN(+) − REFIN(−); max printed as AVDD 5
REFIN absolute voltage (GND-referenced) -30 mV Printed as GND − 30 mV 5
REFIN absolute voltage (AVDD-referenced) 30 mV Printed as AVDD + 30 mV 5
Reference detect threshold (NOXREF) VREF 0.3 0.65 V Below 0.3 V indicates NOXREF 5
Output voltage high limit, IEXC 10 µA-210 µA -0.65 V Printed as AVDD − 0.65 V; excitation current 10 µA to 210 µA 5
Output voltage high limit, IEXC 1 mA -1.1 V Printed as AVDD − 1.1 V; excitation current 1 mA 5
Switch on-resistance RON RON 7 Ω AVDD = 5 V 6
Switch on-resistance RON RON 9 Ω AVDD = 3 V 6
VOH, P1 and P2 outputs VOH -0.6 V Printed as AVDD − 0.6 V; AVDD = 3 V, ISOURCE = 100 µA 6
VOH, P1 and P2 outputs VOH 4 V AVDD = 5 V, ISOURCE = 200 µA 6
VOL, P1 and P2 outputs VOL 0.4 V AVDD = 3 V, ISINK = 100 µA 6
Internal clock frequency tolerance fCLK -3 3 % Nominal 64 kHz internal clock 6
Digital input low voltage, DVDD = 5 V VINL 0.8 V DVDD = 5 V 6
Digital input high voltage VINH 2 V DVDD = 3 V to 5 V 6
Schmitt trigger VT(+), DVDD = 5 V VT(+) 1.4 2 V AD7795B SCLK/CLK/DIN; DVDD = 5 V 6
Schmitt trigger VT(−), DVDD = 5 V VT(−) 0.8 1.7 V AD7795B SCLK/CLK/DIN; DVDD = 5 V 6
Schmitt trigger hysteresis VT(+) − VT(−), DVDD = 5 V 0.1 0.17 V AD7795B; DVDD = 5 V 6
Schmitt trigger VT(+), DVDD = 3 V VT(+) 0.9 2 V AD7795B; DVDD = 3 V 6
Schmitt trigger VT(−), DVDD = 3 V VT(−) 0.4 1.35 V AD7795B; DVDD = 3 V 6
Digital input current IIN -10 10 µA VIN = DVDD or GND 6
VOH, CLK output VOH 4 V DVDD = 5 V, ISOURCE = 200 µA 7
VOL, DOUT/RDY and CLK outputs VOL 0.4 V DVDD = 5 V, ISINK = 1.6 mA (DOUT/RDY), 800 µA (CLK) 7
Floating-state leakage current IL -10 10 µA Tri-state digital output 7
Positive full-scale overrange 1.05 × FS Input overrange, positive 7
Negative full-scale overrange -1.05 × FS Input overrange, negative 7
Analog input range 2.1 × FS Input range upper limit 7
Analog supply voltage AVDD AVDD 2.7 5.25 V AVDD to GND 7
Digital supply voltage DVDD DVDD 2.7 5.25 V DVDD to GND 7
Supply current IDD, unbuffered, external reference IDD 140 µA Unbuffered; external reference (typ 110 µA at AVDD = 3 V, 125 µA at AVDD = 5 V) 7
Supply current IDD, buffered, gain 1-2, external reference IDD 185 µA Buffered; gain 1 or 2; external reference (typ 130 µA at AVDD = 3 V, 165 µA at AVDD = 5 V) 7
Supply current IDD, buffered, gain 4-128, external reference IDD 400 µA Buffered; gain 4 to 128; external reference (typ 300 µA at AVDD = 3 V, 350 µA at AVDD = 5 V) 7
Supply current IDD, buffered, gain 4-128, internal reference IDD 500 µA Buffered; gain 4 to 128; internal reference (typ 400 µA at AVDD = 3 V, 450 µA at AVDD = 5 V) 7
Power-down supply current IDD 1 µA Power-down mode; AD7795B 7
AVDD to GND AVDD -0.3 7 V Relative to GND 10
DVDD to GND DVDD -0.3 7 V Relative to GND 10
Analog input and reference input voltage -0.3 0.3 V Printed as GND − 0.3 V to AVDD + 0.3 V; max is relative to AVDD 10
Digital input voltage -0.3 0.3 V Printed as GND − 0.3 V to DVDD + 0.3 V; max is relative to DVDD 10
Digital output voltage -0.3 0.3 V Printed as GND − 0.3 V to DVDD + 0.3 V; max is relative to DVDD 10
Storage temperature range -65 150 °C 10
Operating temperature range, B grade TA -40 105 °C B grade (AD7795BRUZ) 10
Thermal resistance junction-to-ambient, TSSOP θJA 97.9 °C/W TSSOP package 10

CAD (KiCad official)

  • Symbol: AD7795BRUZ-REEL
  • Footprint: Package_SO:TSSOP-24_4.4x7.8mm_P0.65mm
  • 3D model: TSSOP-24 (KiCad packages3D, STEP)
  • 3D model files: ad7795bruz-reel-etched.step / ad7795bruz-reel-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ad7795bruz-reel.step / ad7795bruz-reel.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (36 pp, sha256 cb6598b491518bd1, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF