component

AD7793BRUZ

Public Made by Adom

by adom

Analog Devices Analog To Digital Converters (ADC), TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentdata acquisitionad7793bruzfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

AD7793BRUZ

Analog Devices · Analog To Digital Converters (ADC) · TSSOP-16

AD7793BRUZ from Analog Devices, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SCLK input Serial clock input for the serial interface, a Schmitt-triggered logic input that clocks data to and from the ADC.
2 CLK input Master clock connection for the ADC, which can be driven by an external clock source or used with a crystal.
3 CS input Active-low chip select input that selects the ADC on the serial bus and allows operation with a 3-wire interface.
4 IOUT1 output Matched excitation current source output (IOUT1 and IOUT2) that can supply 10 µA, 210 µA or 1 mA, selected by IEXC1 and IEXC2.
5 AIN1(+) input Positive analog input of the differential channel AIN1(+)/AIN1(−).
6 AIN1(−) input Negative analog input of the differential channel AIN1(+)/AIN1(−).
7 AIN2(+) input Positive analog input of the differential channel AIN2(+)/AIN2(−).
8 AIN2(−) input Negative analog input of the differential channel AIN2(+)/AIN2(−).
9 REFIN(+)/AIN3(+) input Positive reference input that must stay between GND + 0.1 V and AVDD, with a nominal differential reference of 2.5 V; it can alternatively be used as analog input AIN3(+).
10 REFIN(−)/AIN3(−) input Negative reference input that must stay between GND and AVDD − 0.1 V; it can alternatively be used as analog input AIN3(−).
11 IOUT2 output Matched excitation current source output paired with IOUT1, with the same selectable 10 µA, 210 µA or 1 mA levels.
12 GND power_in Ground reference point for the device.
13 AVDD power_in Analog supply voltage, specified from 2.7 V to 5.25 V.
14 DVDD power_in Digital supply voltage, specified from 2.7 V to 5.25 V, which should be kept within 0.3 V of AVDD in the stated example is not required.
15 DOUT/RDY output Serial data output and data-ready output that goes low to indicate a conversion result is available, with serial data clocked out on SCLK.
16 DIN input Serial data input to the on-chip control registers, clocked by SCLK.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package TSSOP-16
Category Data Acquisition
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
AVDD supply voltage AVDD 2.7 5.25 V 5
DVDD supply voltage DVDD 2.7 5.25 V 5
Operating temperature range -40 105 °C 1
AVDD to GND AVDD -0.3 7 V 8
DVDD to GND DVDD -0.3 7 V 8
Analog input current 10 mA 8
Storage temperature range -65 150 °C 8
Maximum junction temperature 150 °C 8
Lead soldering temperature 215 °C 60 s 8
Lead soldering temperature 220 °C 15 s 8
Thermal resistance junction-to-ambient (TSSOP) θJA 128 °C/W 8
Thermal resistance junction-to-case (TSSOP) θJC 14 °C/W 8
Output update rate fADC 4.17 470 Hz 3
Internal clock frequency 64 kHz 4
Internal clock frequency tolerance -3 3 % 4
Internal reference voltage 1.17 V AVDD = 4 V, TA = 25°C 4
Internal reference voltage tolerance -0.01 0.01 % AVDD = 4 V, TA = 25°C 4
Internal reference temperature coefficient 4 ppm/°C 1
Digital input low voltage VINL 0.8 V DVDD = 5 V 4
Digital input low voltage VINL 0.4 V DVDD = 3 V 4
Digital input high voltage VINH 2 V DVDD = 3 V or 5 V 4
Schmitt positive threshold VT(+) VT(+) 1.4 2 V DVDD = 5 V 5
Schmitt negative threshold VT(-) VT(-) 0.8 1.7 V DVDD = 5 V 5
Schmitt hysteresis VT(+)-VT(-) VT(+)-VT(-) 0.1 0.17 V DVDD = 5 V 5
Schmitt positive threshold VT(+) VT(+) 0.9 2 V DVDD = 3 V 5
Schmitt negative threshold VT(-) VT(-) 0.4 1.35 V DVDD = 3 V 5
Schmitt hysteresis VT(+)-VT(-) VT(+)-VT(-) 0.06 0.13 V DVDD = 3 V 5
Digital input current -10 10 μA VIN = DVDD ई GND 5
Digital input capacitance 10 pF VIN = DVDD ई GND 5
Output high voltage VOH 4 V DVDD = 5 V, ISOURCE = 200 μA 5
Output low voltage VOL 0.4 V DVDD = 3 V, ISINK = 100 μA 5
Power-down supply current IDD 1 μA Power-down mode 5

CAD (KiCad official)

  • Symbol: AD7793BRUZ
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: ad7793bruz-etched.step / ad7793bruz-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ad7793bruz.step / ad7793bruz.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (32 pp, sha256 dbf157a64d1a902f, retrieved 2026-10-20, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF