component

AD7714ARZ-5REEL

Public Made by Adom

by adom

Analog Devices Analog To Digital Converters (ADCs), SOIC-24-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentadc-dac-data conversionad7714arz-5reelfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers ad7714arz-5reel: viewers · Ray 5d ago
ad7714arz-5reel-etched.glb Publish 0.1.0 · Ray 5d ago
ad7714arz-5reel-etched.step ad7714arz-5reel: factory component page (tier=mfr) · Ray 5d ago
ad7714arz-5reel-hero.glb ad7714arz-5reel: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
ad7714arz-5reel-hero.overlay.json Publish 0.1.0 · Ray 5d ago
ad7714arz-5reel.glb Publish 0.1.0 · Ray 5d ago
ad7714arz-5reel.kicad_mod Publish 0.1.0 · Ray 5d ago
ad7714arz-5reel.kicad_sym Publish 0.1.0 · Ray 5d ago
ad7714arz-5reel.lbr Publish 0.1.0 · Ray 5d ago
ad7714arz-5reel.step Publish 0.1.0 · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago

AD7714ARZ-5REEL

Analog Devices · Analog To Digital Converters (ADCs) · SOIC-24-300mil

AD7714ARZ-5REEL from Analog Devices, in a SOIC-24-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SCLK input Serial clock logic input; it may be a continuous or noncontinuous clock used to access serial data.
2 MCLK IN input Master clock input that accepts a crystal/resonator or CMOS-compatible clock, specified at 1 MHz and 2.4576 MHz.
3 MCLK OUT output Crystal/resonator return that provides an inverted clock when an external clock drives MCLK IN.
4 POL input Clock polarity logic input that sets the serial clock idle level, low when POL is low and high when POL is high.
5 SYNC input Logic input that synchronizes digital filters and modulators across multiple AD7714s, holding them in reset while low without affecting DRDY.
6 RESET input Active-low logic input that resets the control logic, interface logic, digital filter and analog modulator to power-on status.
7 AIN1 passive Programmable-gain analog input usable as a pseudo-differential input with AIN6 or as the positive input of a differential pair with AIN2.
8 AIN2 passive Programmable-gain analog input usable as a pseudo-differential input with AIN6 or as the negative input of a differential pair with AIN1.
9 AIN3 passive Programmable-gain analog input usable as a pseudo-differential input with AIN6 or as the positive input of a differential pair with AIN4.
10 AIN4 passive Programmable-gain analog input usable as a pseudo-differential input with AIN6 or as the negative input of a differential pair with AIN3.
11 STANDBY input Logic input that, when taken low, shuts down analog and digital circuitry, reducing current consumption to typically 5 µA.
12 AVDD power_in Analog positive supply, +3.3 V nominal for AD7714-3 or +5 V nominal for AD7714-5 in A grade versions.
13 BUFFER input Logic input selecting the on-chip analog input buffer; low shorts it out and reduces AVDD current to 270 µA, high allows higher source impedances.
14 REF IN(-) passive Negative differential reference input that can lie anywhere between AVDD and AGND provided REF IN(+) is greater than REF IN(-).
15 REF IN(+) passive Positive differential reference input that must be greater than REF IN(-) and can lie anywhere between AVDD and AGND.
16 AIN5 passive Programmable-gain analog input that is the positive input of a differential analog input pair when used with AIN6.
17 AIN6 passive Reference point for AIN1 through AIN4 in pseudo-differential mode, or the negative input of a differential pair when used with AIN5.
18 AGND power_in Ground reference point for analog circuitry.
19 CS input Active-low chip select logic input that can be hard-wired low to operate in three-wire interface mode.
20 DRDY output Logic output that goes low when a new output word is available and returns high after a full word is read.
21 DOUT output Serial data output that reads data from the output shift register, selected by the Communications Register bits.
22 DIN input Serial data input that writes data to the input shift register, transferred to the register chosen by the Communications Register bits.
23 DVDD power_in Digital positive supply, +3.3 V or +5 V nominal in A grade versions.
24 DGND power_in Ground reference point for digital circuitry.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package SOIC-24-300mil
Category ADC/DAC/Data Conversion
Pins 24

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin 1. LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH 2. PLASTIC LEADS WILL BE EITHER SOLDER DIPPED OR TIN PLATED 40

CAD (KiCad official)

  • Symbol: AD7714ARZ-5REEL
  • Footprint: Package_SO:SOIC-24W_7.5x15.4mm_P1.27mm
  • 3D model: SOIC-24-300mil (KiCad packages3D, STEP)
  • 3D model files: ad7714arz-5reel-etched.step / ad7714arz-5reel-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ad7714arz-5reel.step / ad7714arz-5reel.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (40 pp, sha256 a4534cb3ef873dc9, retrieved 2026-10-28, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF